May 2001

FDS4501H Complementary PowerTrench[®] Half-Bridge MOSFET

General Description

This complementary MOSFET half-bridge device is produced using Fairchild's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

Applications

- DC/DC converter
- Power management
- · Load switch
- Battery protection

Features

Q1: N-Channel

9.3A, 30V


- $$\begin{split} R_{DS(on)} &= 18 \text{ m}\Omega \ @ \text{ V}_{GS} = 10 \text{V} \\ R_{DS(on)} &= 23 \text{ m}\Omega \ @ \text{ V}_{GS} = 4.5 \text{V} \end{split}$$
- Q2: P-Channel

–5.6A, –20V

 $R_{DS(on)} = 46 \text{ m}\Omega @ V_{GS} = -4.5V$

 $R_{DS(on)} = 63 \text{ m}\Omega @ V_{GS} = -2.5V$





Absolute Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter			Q1	Q2	Units
V _{DSS}	Drain-Source Voltage			30	-20	V
V _{GSS}	Gate-Source Voltage			±20	±8	V
b	Drain Current	- Continuous	(Note 1a)	9.3	-5.6	A
		- Pulsed		20	-20	
PD	Power Dissipation for Single Ope		(Note 1a)	2	.5	W
			(Note 1b)	1	.2	
			(Note 1c)		1	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			–55 to	°C	
Therma	I Characte	eristics				
R _{0JA}	Thermal Resistance, Junction-to-Ambient (Note 1a)		nt (Note 1a)	50		°C/W
R _{0JC}	Thermal Resistance, Junction-to-Case (Note 1)			2	°C/W	
Packag	e Marking	and Ordering In	formation			
Device Marking			Reel Size	Tape wi	dth	Quantity
FDS4501H		FDS4501H	13"	12mm	า	2500 units


©2001 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Units
Off Cha	racteristics						
BV _{DSS}	Drain-Source Breakdown	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	Q1	30			V
	Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = -250 \mu\text{A}$	Q2	-20			
ΔBV_{DSS}	Breakdown Voltage	$I_D = 250 \ \mu A$, Referenced to $25^{\circ}C$	Q1		24		mV/°C
ΔT_{J}	Temperature Coefficient	$I_D = -250 \ \mu A$, Referenced to $25^{\circ}C$	Q2		-13		
DSS	Zero Gate Voltage Drain	$V_{DS} = 24 V, V_{GS} = 0 V$	Q1			1	μΑ
	Current	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}$	Q2			-1	
GSS	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V}, V_{DS} = 0 \text{ V}$	Q1			<u>+</u> 100	nA
		$V_{GS} = \underline{+}8 \text{ V}, V_{DS} = 0 \text{ V}$	Q2			<u>+</u> 100	
On Char	acteristics (Note 2)						
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Q1	1	1.6	3	V
		$V_{DS} = V_{GS}, I_D = -250 \ \mu A$	Q2	-0.4	-0.7	-1.5	
$\Delta V_{GS(th)}$	Gate Threshold Voltage	$l_{\rm D}$ = 250 µA, Referenced to 25°C	Q1		-4		mV/°C
ΔT_{J}	Temperature Coefficient	$I_D = -250 \ \mu$ A, Referenced to 25°C	Q2		3		
R _{DS(on)}	Static Drain-Source	$V_{GS} = 10 \text{ V}, I_D = 9.3 \text{ A}$	Q1		14	18	mΩ
	On-Resistance	$V_{GS} = 10 \text{ V}, I_D = 9.3 \text{ A}, T_J = 125^{\circ}\text{C}$			21	29	
		$V_{GS} = 4.5 \text{ V}, I_D = 7.6 \text{ A}$			17	23	
		$V_{GS} = -4.5 \text{ V}, \text{ I}_{D} = -5.6 \text{ A}$	Q2		36	46	
		$V_{GS} = -4.5 \text{ V}, I_D = -5.6 \text{ A}, T_J = 125^{\circ}\text{C}$			49	80	
		$V_{GS} = -2.5 \text{ V}, \text{ I}_{D} = -5.0 \text{ A}$			47	63	-
D(on)	On-State Drain Current	$V_{GS} = 10 \text{ V}, V_{DS} = 5 \text{ V}$	Q1	20			А
		$V_{GS} = -4.5 \text{ V}, V_{DS} = -5 \text{ V}$	Q2	-20			0
g fs	Forward Transconductance	$V_{DS} = 5 V, I_D = 9.3 A$	Q1 Q2		28 16		S
		$V_{DS} = 5 V, I_D = -5.6 A$	QZ		10		
Dynamie	c Characteristics						
Ciss	Input Capacitance	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V},$	Q1		1958		pF
		f = 1.0 MHz	Q2		1312		-
Coss	Output Capacitance		Q1		424		pF
-			Q2		240		
Crss	Reverse Transfer Capacitance		Q1		182		pF
			Q2		106		

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Мах	Units
Switchir	ng Characteristics	lote 2)					
t _{d(on)}	Turn-On Delay Time	Q1 V _{DD} = 15 V, I _D = 1 A,	Q1 Q2		15 15	27 27	ns
tr	Turn-On Rise Time	$V_{GS} = 10V, R_{GEN} = 6 \Omega$ Q1	Q1 Q2		5 15	10 27	ns
t _{d(off)}	Turn-Off Delay Time	$V_{DD} = -10 \text{ V}, \text{ I}_D = -1 \text{ A},$ $V_{GS} = -4.5 \text{ V}, \text{ R}_{GEN} = 6 \Omega$	Q1 Q2		38 40	61 64	ns
t _f	Turn-Off Fall Time		Q1 Q2		10 25	20 40	ns
Qg	Total Gate Charge	Q1 V _{DS} = 15 V, I _D = 9.3 A, V _{GS} = 4.5 V	Q1 Q2		17 13	27 21	nC
Q _{gs}	Gate-Source Charge	Q2	Q1 Q2		4 2.5		nC
Q _{gd}	Gate-Drain Charge	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = -2.4 \text{ A}, \text{V}_{GS} = -4.5 \text{ V}$	Q1 Q2		5 2.0		nC
Drain-So	ource Diode Characte	eristics and Maximum Ratings					
ls	Maximum Continuous Drain-Source Diode Forward Current					2.1 -2.1	A
V _{SD}	Drain-Source Diode Forward $V_{GS} = 0 V$, $I_S = 2.1 A$ (Note 2) Voltage $V_{GS} = 0 V$, $I_S = -2.1 A$ (Note 2)		Q1 Q2			1.2 -1.2	V

Notes:

1. R_{8JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $\rm R_{BJC}$ is guaranteed by design while $\rm R_{BCA}$ is determined by the user's board design.



a) 50°C/W when mounted on a 1 in² pad of 2 oz copper




b) 105°C/W when mounted on a 0.04 in² pad of 2 oz copper

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	c


c) 125°C/W when mounted on a minimum pad.

Scale 1 : 1 on letter size paper


2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%




FDS4501H Rev C(W)



FDS4501H Rev C(W)





FDS4501H Rev C(W)

### TRADEMARKS The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. FAST[®] ACEx™ **OPTOPLANAR™** SuperSOT[™]-3 FASTr™ PACMAN™ SuperSOT[™]-6 Bottomless™ POP™ CoolFET™ FRFET™ SuperSOT[™]-8 CROSSVOLT™ SyncFET™ GlobalOptoisolator[™] PowerTrench[®] GTO™ TinyLogic™ DenseTrench™ QFET™ UHC™ HiSeC™ QS™ DOME™ **EcoSPARK**[™] **ISOPLANAR™** QT Optoelectronics[™] UltraFET[®] VCX™ E²CMOS[™] LittleFET™ Quiet Series[™] SILENT SWITCHER® EnSigna™ MicroFET™ FACT™ MICROWIRE™ SMART START™ Stealth™ OPTOLOGIC™ FACT Quiet Series™

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## **PRODUCT STATUS DEFINITIONS**

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	•	Rev. H2