



BIAS POWER SUPPLY FOR TV AND MONITOR TFT LCD PANELS

FEATURES

- 8-V to 14-V Input Voltage Range
- V_S Output Voltage Range up to 19 V
- 1% Accurate Boost Converter With 2.8-A Switch Current
- 1.5% accurate 2.3-A Step-Down Converter
- 500-kHz/750-kHz Fixed Switching Frequency
- Negative Charge Pump Driver for VGL
- Positive Charge Pump Driver for VGH
- · Adjustable Sequencing for VGL, VGH

- Gate Drive Signal to Drive External MOSFET
- Internal and Adjustable Soft Start
- Short-Circuit Protection
- Overvoltage Protection
- Thermal Shutdown
- Available in TSSOP-28 Package


APPLICATIONS

TFT LCD Displays for Monitor and LCD TV

DESCRIPTION

The TPS65161 offers a compact power supply solution to provide all four voltages required by thin-film transistor (TFT) LCD panel. With its high current capabilities, the device is ideal for large screen monitor panels and LCD TV applications.

TYPICAL APPLICATION



A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



DESCRIPTION (CONTINUED)

Compared to the TPS65160 and TPS65160A the device offers a higher output current for the step down converter and allows to connect the positive charge pump supply (SUP) always to the output. Therefore in most applications a simple charge pump doubler can generates VGH reducing external component count. The device can be powered directly from a 12-V input voltage generating the bias voltages VGH and VGL, as well as the source voltage $V_{\rm S}$ and logic voltage for the LCD panels. The device consists of a boost converter to provide the source voltage $V_{\rm S}$ and a step-down converter to provide the logic voltage for the system. A positive and a negative charge-pump driver provide adjustable regulated output voltages VGL and VGH to bias the TFT. Both boost and step-down converters, as well as the charge-pump driver, operate with a fixed switching frequency of 500 kHz or 750 kHz, selectable by the FREQ pin. The TPS65161 includes adjustable power-on sequencing. The device includes safety features like overvoltage protection of the boost converter and short-circuit protection of the buck converter, as well as thermal shutdown. Additionally, the device incorporates a gate drive signal to control an isolation MOSFET switch in series with $V_{\rm S}$ or VGH. See the application circuits at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION (1)

T _A	UVLO (typ)	OVERVOLTAGE PROTECTION Vs (typ)	ORDERING	PACKAGE ⁽²⁾	PACKAGE MARKING
-40°C to 85°C	6 V	20 V	TPS65161PWP	TSSOP28 (PWP)	TPS65161

⁽¹⁾For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (3)

		UNIT
	Voltages on pin VIN ⁽⁴⁾	-0.3 V to 16.5 V
	Voltages on pin EN1, EN2, FREQ ⁽²⁾	-0.3 V to 15 V
	Voltage on pin SW ⁽²⁾	25 V
	Voltage on pin SWB ⁽²⁾	20 V
	Voltages on pin OS, SUP, GD ⁽²⁾	25 V
	Continuous power dissipation	See Dissipation Rating Table
T _A	Operating junction temperature	-40°C to 150°C
T _{stg}	Storage temperature range	−65°C to 150°C
	Temperature (soldering, 10 s)	260°C

⁽³⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS

PACKAGE	RTH _{JA}	$T_A \le 25^{\circ}C$ POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
28-Pin TSSOP	28°C/W (PowerPAD ⁽⁵⁾ soldered)	3.57 W	1.96 W	1.42 W

⁽⁵⁾ See Texas Instruments application report SLMA002 regarding thermal characteristics of the PowerPAD package.

⁽²⁾ The PWP package is available taped and reeled. Add R-suffix to the device type (TPS65161PWPR) to order the device taped and reeled. The TPS65161PWPR package has quantities of 2000 devices per reel. Without suffix, the TPS65161PWP is shipped in tubes with 50 devices per tube.

⁽⁴⁾ All voltage values are with respect to network ground terminal.



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Vs	Output voltage range of the main boost converter ⁽⁶⁾			19	V
0	Input capacitor at VINB		2x22		μF
C _{IN}	Input capacitor AVIN		1		μF
	Inductor boost converter ⁽⁷⁾		10		μH
L	Inductor buck converter ⁽²⁾		15		μп
V_{LOGIC}	Output voltage range of the step-down converter V _{LOGIC}	1.8		5.0	V
0	Output capacitor boost converter		3x22		
Co	Output capacitor buck converter		2x22		μF
T _A	Operating ambient temperature	-40		85	°C
T _J	Operating junction temperature	-40		125	°C

⁽⁶⁾ The maximum output voltage is limited by the overvoltage protection threshold and not be the maximum switch voltage rating.(7) See application section for further information.

ELECTRICAL CHARACTERISTICS

 V_{IN} = 12 V, SUP = V_{IN} , EN1 = EN2 = V_{IN} , V_{S} = 15 V, V_{LOGIC} = 3.3 V, T_{A} = -40°C to 85°C, typical values are at T_{A} = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT					
V _{IN}	Input voltage range		8		14	V
	Quiescent current into AVIN	VGH = 2 x V _S , Boost converter not switching		0.2	2	mA
I _{QIN}	Quiescent current into VINB	VGH = 2 x V _S , Buck converter not switching		0.2	0.5	
	Shutdown current into AVIN	EN1 = EN2 = GND		0.1	2	
I _{SD}	Shutdown current into VINB	EN1 = EN2 = GND		0.1	2	μA
	Shutdown current into SUP	EN1 = EN2 = GND		0.1	4	μA
I _{SUP}	Quiescent current into SUP	VGH = 2 x V _S		0.2	2	mA
V _{UVLO}	Undervoltage lockout threshold	V _{IN} falling		6	6.4	V
V _{REF}	Reference voltage		1.203	1.213	1.223	V
	Thermal shutdown	Temperature rising		155		°C
	Thermal shutdown hysteresis			5		°C
LOGIC	SIGNALS EN1, EN2, FREQ					
V _{IH}	High-level input voltage EN1, EN2		2.0			V
V _{IL}	Low-level input voltage EN1, EN2				0.8	V
V _{IH}	High-level input voltage FREQ		1.7			V
V _{IL}	Low-level input voltage FREQ				0.4	V
I _I	Input leakage current	EN1 = EN2 = FREQ = GND or V _{IN}		0.01	0.1	μA
CONTR	OL AND SOFT START DLY1, DLY2, SS					
I _{DLY1}	Delay1 charge current		3.3	4.8	6.2	μA
I _{DLY2}	Delay2 charge current	V _{THRESHOLD} = 1.213 V	3.3	4.8	6.2	μΑ
I _{SS}	SS charge current		6	9	12	μA
INTERI	NAL OSCILLATOR					
	Ossillator fraguency	FREQ = high	600	750	900	ld I=
fosc	Oscillator frequency	FREQ = low	400	500	600	kHz



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12 V, SUP = V_{IN} , EN1 = EN2 = V_{IN} , V_{S} = 15 V, V_{LOGIC} = 3.3 V, T_{A} = -40°C to 85°C, typical values are at T_{A} = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BOOST	CONVERTER (V _S)		1			
Vs	Output voltage range ⁽⁸⁾				19	V
V _{FB}	Feedback regulation voltage		1.136	1.146	1.156	V
I _{FB}	Feedback input bias current			10	100	nA
_	N-MOSFET on-resistance (Q1)	I _{SW} = 500 mA		100	185	mΩ
r _{DS(ON)}	P-MOSFET on-resistance (Q2)	I _{SW} = 200 mA		10	16	Ω
I _{MAX}	Maximum P-MOSFET peak switch current				1	Α
I _{LIM}	N-MOSFET switch current limit (Q1)		2.8	3.5	4.2	Α
lleak	Switch leakage current	V _{SW} = 15 V		1	10	μA
Vovp	Overvoltage protection	V _{OUT} rising	19.5	20	21	V
	Line regulation	10.6 V ≤ Vin ≤ 11.6 V at 1 mA		0.0008		%/V
	Load regulation			0.03		%/A
GATE D	DRIVE (GD)		1			
V_{GD}	Gate drive threshold ⁽⁹⁾	V _{FB} rising	Vs-12%	Vs-8%	Vs-4%	V
V _{OL}	GD output low voltage	I _(sink) = 500 μA			0.3	V
	GD output leakage current	VGD = 20 V		0.05	1	μA
STEP-D	OOWN CONVERTER (V _{LOGIC})					
V_{LOGIC}	Output voltage range		1.8		5	V
V_{FBB}	Feedback regulation voltage		1.195	1.213	1.231	V
I _{FBB}	Feedback input bias current			10	100	nA
r _{DS(ON)}	N-MOSFET on-resistance (Q1)	I _{SW} = 500 mA		175	300	mΩ
I _{LIM}	N-MOSFET switch current limit (Q1)		2.5	3.2	3.9	Α
lleak	Switch leakage current	V _{SW} = 0 V		1	10	μA
	Line regulation	10.6 V \leq V _{IN} \leq 11.6 V at 1 mA		0.0018		%/V
	Load regulation			0.037		%/A
	•					

⁽⁸⁾ The maximum output voltage is limited by the overvoltage protection threshold and not be the maximum switch voltage rating.

⁽⁹⁾ The GD signal is latched low when the main boost converter output V_S is within regulation. The GD signal is reset when the input voltage or enable of the boost converter is cycled low.




ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 12 V, SUP = V_{IN} , EN1 = EN2 = V_{IN} , V_{S} = 15 V, V_{LOGIC} = 3.3 V, T_{A} = -40°C to 85°C, typical values are at T_{A} = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
NEGAT	IVE CHARGE-PUMP VGL					
VGL	Output voltage range				-2	V
V_{FBN}	Feedback regulation voltage		-36	0	36	mV
I _{FBN}	Feedback input bias current			10	100	nA
r _{DS(ON)}	Q4 P-Channel switch r _{DS(ON)}	I _{OUT} = 20 mA		4.4		Ω
\/	Current sink voltors dran (10)	$I_{DRN} = 50 \text{ mA},$ $V_{FBN} = V_{FBNnominal} - 5\%$		130	190	mV
V_{DropN}	Current sink voltage drop (10)	$I_{DRN} = 100 \text{ mA},$ $V_{FBN} = V_{FBNnominal} -5\%$		420	IIIV	
POSITI	/E CHARGE-PUMP OUTPUT VGH					
V_{FBP}	Feedback regulation voltage		1.187	1.213	1.238	V
I _{FBP}	Feedback input bias current			10	100	nΑ
r _{DS(ON)}	Q3 N-Channel switch r _{DS(ON)}	I _{OUT} = 20 mA		1.1		Ω
V	Current source voltage drop	$I_{DRP} = 50 \text{ mA},$ $V_{FBP} = V_{FBPnominal} - 5\%$		400	680	m\/
V_{DropP}	(Vsup – V _{DRP}) ⁽³⁾	$I_{DRP} = 100 \text{ mA},$ $V_{FBP} = V_{FBPnominal} -5\%$		850	1600	mV

(10) The maximum charge-pump output current is typically half the drive current of the internal current source or current sink.



NOTE: The thermally enhanced PowerPAD™ is connected to PGND.



TERMINAL FUNCTIONS

SUP 8 I I This is the supply pin of the positive charge pump driver and can be connected to the input supply Vin or the output of the main boost converter Vs. This depends mainly on the desired output voltage VGH and numbers of charge pump stages. FREQ 12 I Fequency adjust pin. This pin allows setting the switching frequency with a logic level to 500 kHz = low and 750 kHz = ligh. ANN 22 I Analog input voltage of the device. This is the input for the analog circuits of the device and should be bypassed with a 1-µF ceramic capacitor for good filtering. VINB 20, 21 I Power input voltage pin for the buck converter. EN1 16 I This is the enable pin of the buck converter and negative charge pump. When this pin is pulled high, the buck converter starts up. and after a delay time set by DLY1, the negative charge pump comes up. This pin must be terminated and not be left floating. A logic high enables the device and a logic low shuts down the device. The boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. EN2 13 I Feedback pin of negative charge pump. FER 24 O Internal reference output high vipically 1,213 V POWER 20 I Internal reference output high vipically 1,213 V POWER 20 I Internal reference output high vipically 1,213 V POWER 20 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{1,000} (step-down converter output high) to V ₂ Boost converter and positive charge-pump VGH during start-up. COMP 2 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{1,000} (step-down converter output high) to V ₂ Boost converter and positive charge-pump VGH during start-up. COMP 19	TERMINAL			
SUP 8 1 output of the main boost converter Vs. This depends mainly on the desired output voltage VGH and numbers of charge pump stages. FREQ 12 1 Frequency adjust pin. This pin allows setting the switching frequency with a logic level to 500 kHz = low and 750 kHz = high. AMIN 22 1 Analog input voltage of the device. This is the input for the analog circuits of the device and should be bypassed with a 1-µF ceramic capacitor for good filtering. VINIB 20.21 Power input voltage pin for the buck converter. ENT 16 1 This is the anable pin of the buck converter and negative charge pump. When this pin is pulled high, the buck converter starts up, and after a delay time set by DLY1, the negative charge pump comes up. This pin must be terminated and not be left floating. A logic high enables the device and a logic low shuts down the device. ENT 29 1 The boost converter starts only with ENT = high, after the step-down converter is enabled. ENZ is the enable pin of the bucks converter and positive charge pump. When this pin is pulled high, the boost down the device. DRN 11 O Drive pin of the negative charge pump. FIRST 13 I Feedback pin of negative charge pump. FIRST 24 O Internal reference output typically 1.213 V POWER 14 O Power ground SS 28 O This pin allows setting the soft-start time for the main boost converter V _S . Typically a 22-nF capacitor needs to be connected to this pin to set the soft-start time to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. CCMP 2 O Connected to this pin to VS Boost converter A small capacitor and, if required, a resistor is connected to this pin. FIRST 14 I Feedback pin of the buck converter NC 19 Not connected NC 27 Switch pin of the buck converter NC 19 Not connected to this pin. This is the compensation pin for the main boost converter. Connect a capacitor from the switch node SWB to this pin. This pin needs to be connected to the buck converter is with	NAME NO.		1/0	DESCRIPTION
Aviin 22 I 750 kHz = high. Aviin 3 I 750 kHz = high. Aviin 3 I 750 kHz = high. Aviin 3 I 750 kHz = high. Aviin 4 I 750 kHz = high. Aviin 5 I 750 kHz = high. Aviin 6 I 750 kHz = high. Aviin 6 I 750 kHz = high. Aviin 6 I 750 kHz = high. Aviin 750	SUP		ı	output of the main boost converter Vs. This depends mainly on the desired output voltage VGH and numbers of
With a 1-yE ceramic capacitor for good filtering.	FREQ	12	ı	
This is the enable pin of the buck converter and negative charge pump. When this pin is pulled high, the buck converter starts up, and after a delay time set by DLY1, the negative charge pump comes up. This pin must be terminated and not be left floating. A logic high enables the device and a logic low shuts down the device. The boost converter starts only with EM1 = high, after the step-down converter is enabled. EM2 is the enable pin of the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump. This pin must be terminated and not be left floating. A logic high enables the device and a logic low shuts down the device. DRN 11 0 D Drive pin of the negative charge pump. FER 24 O Internal reference output typically 1.213 V Power ground This pin allows setting the soft-start time for the main boost converter V _S . Typically a 22-nF capacitor needs to be connected to this pin to set the soft-start time. DLY1 25 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to VGL during start-up. COMP 2 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FER 15 I Feedback pin of the buck converter O Switch pin of the buck converter O Switch pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output input a solution of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is	AVIN	22	ı	
EM1 16 I converter starts up, and after a delay time set by DLY1, the negative charge pump comes up. This pin must be terminated and not be left floating. A logic high renables the device and a logic bowths down the device. The boost converter starts only with EM1 = high, after the step-down converter is enabled. EN2 is the enable pin of the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive in the device. DRN 11 O Drive pin of the negative charge pump. FER 24 O Internal reference output typically 1.213 V PGND 6,7 Power ground SS 28 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S doubt and uncerted to this pin to set the soft-start time. DLY2 26 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S doubt converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FEB 15 1 Feedback pin of the buck converter Not connected to this pin. FER 14 1 Feedback pin of the buck converter Not connected to this pin. FER 14 1 Feedback pin of positive charge pump. This is the gate drive voltage for the buck converter. Connect a capacitor from the switch node SWB to this pin. FER 14 1 Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output is pin. FER 27 18 19 Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output is pin. Sin the gate drive pin which can be used to control an external MOSFET switch to provide input to outpu	VINB	20, 21	I	Power input voltage pin for the buck converter.
of the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive tharge pump starts up after the buck converter is within regulation and a delay time set by DLY2 has passed by. This pin must be terminated and not be left floating. A logic high enables the device and a logic low shuts down the device. DRN 11 0 Drive pin of the negative charge pump. FER 13 1 Feedback pin of negative charge pump. REF 24 0 Internal reference output typically 1.213 V POMD 6,7 Power ground SS 28 0 Connecting a capacitor from this pin to SRN allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. DLY2 26 0 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 1 Feedback pin of the buck converter NC 19 Not-connected Not connected 10 This pin to the buck converter NC 19 Not-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node SWB to this pin. FBP 14 1 Feedback pin of positive charge pump. DRP 10 0 Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is tatched low as soon as the boost converter is within 8% of its nominal regu	EN1	16	I	converter starts up, and after a delay time set by DLY1, the negative charge pump comes up. This pin must be
FBN 13 I Feedback pin of negative charge pump. REF 24 O Internal reference output typically 1.213 V PGND 6,7 Power ground SS 28 O This pin allows setting the soft-start time for the main boost converter V _S . Typically a 22-nF capacitor needs to be connected to this pin to set the soft-start time. DLY1 25 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _G L during start-up. COMP 2 Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 I Feedback pin of the buck converter NC 19 Not connected NC 19 Not connected Not connected Not connected Not pin of the buck converter NC 19 Not connected Not pin of the buck converter NC 19 Not pin of the buck converter NC 19 Not connected Not pin of the positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current.	EN2	9	I	of the boost converter and positive charge pump. When this pin is pulled high, the boost converter and positive charge pump starts up after the buck converter is within regulation and a delay time set by DLY2 has passed by. This pin must be terminated and not be left floating. A logic high enables the device and a logic low shuts down
REF 24 O Internal reference output typically 1.213 V PGND 6,7 Power ground SS 28 O This pin allows setting the soft-start time for the main boost converter V _S . Typically a 22-nF capacitor needs to be connected to this pin to set the soft-start time. DLY1 25 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to VGL during start-up. DLY2 26 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 I Feedback pin of the buck converter NC 19 Not connected Not connected Not connected Not connected Not pin of the buck converter to this pin. FBP 14 I Feedback pin of positive charge pump. GDRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current.	DRN	11	0	Drive pin of the negative charge pump.
PGND 6,7 Power ground This pin allows setting the soft-start time for the main boost converter V _S . Typically a 22-nF capacitor needs to be connected to this pin to set the soft-start time. DLY1 25 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to VGL during start-up. DLY2 26 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 I Feedback pin of the buck converter SWB 18 O Switch pin of the buck converter NC 19 Not connected Not connected Not connected Not pin of the buck converter Connect a capacitor from the switch node SWB to this pin. FBP 14 I Feedback pin of positive charge pump. GD Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. ON Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. FB 1 I Feedback of the main boost converter generating Vsource (V _S).	FBN	13	I	Feedback pin of negative charge pump.
This pin allows setting the soft-start time for the main boost converter V _S . Typically a 22-nF capacitor needs to be connected to this pin to set the soft-start time. Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to VGL during start-up. Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. Feedback pin of the buck converter NC 19 Not connected N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node SWB to this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to 6ND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. SWW 4, 5 I Switch pin of the boost converter generating Vsource (V _S).	REF	24	0	Internal reference output typically 1.213 V
Connected to this pin to set the soft-start time. DLY1 25 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to VGL during start-up. Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. COMP 2 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 I Feedback pin of the buck converter NC 19 Not connected N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node SWB to this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. SWW 4, 5 I Switch pin of the boost converter generating Vsource (V _S).	PGND	6, 7		Power ground
converter output high) to VGL during start-up. 26 O Connecting a capacitor from this pin to GND allows the setting of the delay time between V _{LOGIC} (step-down converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. 27 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. 28 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. 28 This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. 29 This is the get dark converter NC 19 Not connected NC 19 Not connected fire pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. NC 20 Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor f	SS	28	0	This pin allows setting the soft-start time for the main boost converter V_S . Typically a 22-nF capacitor needs to be connected to this pin to set the soft-start time.
converter output high) to V _S Boost converter and positive charge-pump VGH during start-up. This is the compensation pin for the main boost converter. A small capacitor and, if required, a resistor is connected to this pin. FBB 15 Feedback pin of the buck converter SWB 18 O Switch pin of the buck converter NC 19 Not connected BOOT 17 Not connected BOOT 17 I Peedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. OS Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. SW 4, 5 I Switch pin of the boost converter generating Vsource (V _S).	DLY1	25	0	
connected to this pin. FBB 15	DLY2	26	0	
SWB 18 O Switch pin of the buck converter NC 19 Not connected BOOT 17 I N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node SWB to this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. GND 23 Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. FB 1 I Feedback of the main boost converter generating Vsource (V _S).	COMP	2		
NC 19 Not connected BOOT 17 I N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node SWB to this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. GD 27 This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. GND 23 Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. FB 1 I Feedback of the main boost converter generating Vsource (V _S).	FBB	15	I	Feedback pin of the buck converter
BOOT 17 I N-channel MOSFET gate drive voltage for the buck converter. Connect a capacitor from the switch node SWB to this pin. FBP 14 I Feedback pin of positive charge pump. DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. GND 23 Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. FB 1 I Feedback of the main boost converter generating Vsource (V _S). SW 4, 5 I Switch pin of the boost converter generating Vsource (V _S).	SWB	18	0	Switch pin of the buck converter
this pin. This pin. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. GND 23 Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. FB 1 I Feedback of the main boost converter generating Vsource (V _S). SW 4, 5 I Switch pin of the boost converter generating Vsource (V _S).	NC	19		Not connected
DRP 10 O Drive pin of the positive charge pump. This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. GND 23 Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. FB 1 I Feedback of the main boost converter generating Vsource (V _S). Switch pin of the boost converter generating Vsource (V _S).	воот	17	ı	
This is the gate drive pin which can be used to control an external MOSFET switch to provide input to output isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. FB 1 I Feedback of the main boost converter generating Vsource (V _S). Switch pin of the boost converter generating Vsource (V _S).	FBP	14	ı	Feedback pin of positive charge pump.
isolation of V _S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high impedance when the EN2 input voltage is cycled low. GND 23 Analog ground Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. FB 1 I Feedback of the main boost converter generating Vsource (V _S). Switch pin of the boost converter generating Vsource (V _S).	DRP	10	0	Drive pin of the positive charge pump.
Output sense pin. The OS pin is connected to the internal rectifier switch and overvoltage protection comparator. This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. FB 1 I Feedback of the main boost converter generating Vsource (V _S). SWI 4,5 I Switch pin of the boost converter generating Vsource (V _S).	GD	27		isolation of V_S or VGH. See the circuit diagrams at the end of this data sheet. GD is an open-drain output and is latched low as soon as the boost converter is within 8% of its nominal regulated output voltage. GD goes high
This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the OS pin needs to be wide because it conducts high current. FB 1 I Feedback of the main boost converter generating Vsource (V _S). SW 4, 5 I Switch pin of the boost converter generating Vsource (V _S).	GND	23		Analog ground
SW 4, 5 I Switch pin of the boost converter generating Vsource (V _S).	os	3	ı	This pin needs to be connected to the output of the boost converter and cannot be connected to any other voltage rail. Connect a 470-nF capacitor from OS pin to GND to avoid noise coupling into this pin. The PCB trace of the
SW 4, 5 I Switch pin of the boost converter generating Vsource (V _S).	FB	1	ı	
	SW		I	
		-	I	The PowerPAD needs to be connected and soldered to power ground (PGND).




TYPICAL CHARACTERISTICS

TABLE OF GRAPHS

			FIGURE
MAIN BO	OST CONVERTER (Vs)		
η	Efficiency main boost converter Vs	vs Load current V _S =15 V,V _{IN} = 12 V	1
r _{DS(ON)}	N-channel main switch Q1	vs Input voltage and temperature	2
	Soft-start boost converter	$C_{SS} = 22 \text{ nF}$	3
	PWM operation at full-load current		4
	PWM operation at light-load current		5
	Load transient response		6
STEP-DO	OWN CONVERTER (Vlogic)		
η	Efficiency main boost converter V _S	vs Load current V _{LOGIC} = 3.3 V,V _{IN} = 12 V	7
r _{DS(ON)}	N-channel main switch Q1		8
	PWM operation - continuous mode		9
	PWM operation - discontinuous mode		10
	Soft start		11
	Load transient response		12
SYSTEM	PERFORMANCE		
f _{osc}	Oscillation frequency	vs Input voltage and temperature	13
	Power-up sequencing	EN2 connected to V _{IN}	14
	Power-up sequencing	EN2 enabled separately	15

BOOST CONVERTER EFFICIENCY vs OUTPUT CURRENT



BOOST CONVERTER r_{DS(ON)} - N-CHANNEL SWITCH vs TEMPERATURE





Figure 2.







PWM OPERATION BOOST CONVERTER CONTINUOUS MODE




Figure 4.

Figure 3.

PWM OPERATION BOOST CONVERTER CONTINUOUS MODE: LIGHT LOAD




Figure 5.

LOAD TRANSIENT RESPONSE BOOST CONVERTER






Figure 6.









LOAD TRANSIENT RESPONSE STEP-DOWN CONVERTER





Figure 11.

Figure 12.



POWER-UP SEQUENCING EN2 CONNECTED TO V_{IN}




Figure 14.



POWER-UP SEQUENCING EN2 ENABLED SEPARATELY





Figure 15.



BLOCK DIAGRAM





DETAILED DESCRIPTION

Boost Converter

The main boost converter operates in pulse-width modulation (PWM) and at a fixed switching frequency of 500 kHz or 750 kHz set by the FREQ pin. The converter uses an unique fast response, voltage-mode controller scheme with input voltage feedforward. This achieves excellent line and load regulation (0.03%-A load regulation typical) and allows the use of small external components. To add higher flexibility to the selection of external component values, the device uses external loop compensation. Although the boost converter looks like a nonsynchronous boost converter topology operating in discontinuous conduction mode at light load, the TPS65161 maintains continuous conduction even at light-load currents. This is achieved with a novel architecture using an external Schottky diode with an integrated MOSFET in parallel connected between SW and OS. See the Functional Block Diagram. The intention of this MOSFET is to allow the current to go negative that occurs at light-load conditions. For this purpose, a small integrated P-Channel MOSFET with typically $10-\Omega$ $r_{ds(on)}$ is sufficient. When the inductor current is positive, the external Schottky diode with the lower forward voltage conducts the current. This causes the converter to operate with a fixed frequency in continuous conduction mode over the entire load current range. This avoids the ringing on the switch pin as seen with standard nonsynchronous boost converter and allows a simpler compensation for the boost converter.

Soft Start (Boost Converter)

The main boost converter has an adjustable soft start to prevent high inrush current during start-up. The soft-start time is set by the external capacitor connected to the SS pin. The capacitor connected to the SS pin is charged with a constant current that increases the voltage on the SS pin. The internal current limit is proportional to the voltage on the soft-start pin. When the threshold voltage of the internal soft-start comparator is reached, the full current limit is released. The larger the soft-start capacitor value, the longer the soft-start time.

Overvoltage Protection of the Boost Converter

The main boost converter has an overvoltage protection to protect the main switch Q2 at pin (SW) in case the feedback (FB) pin is floating or shorted to GND. In such an event, the output voltage rises and is monitored with the overvoltage protection comparator over the OS pin. See the functional block diagram. As soon as the comparator trips at typically 23 V, TPS65161, the boost converter turns the N-Channel MOSFET switch off. The output voltage falls below the overvoltage threshold and the converter continues to operate.

Frequency Select Pin (FREQ)

The frequency select pin (FREQ) allows setting the switching frequency of the entire device to 500 kHz (FREQ = low) or 750 kHz (FREQ = high). A lower switching frequency gives a higher efficiency with a slightly reduced load transient regulation.

Thermal Shutdown

A thermal shutdown is implemented to prevent damage caused by excessive heat and power dissipation. Typically, the thermal shutdown threshold is 155°C.

Step-Down Converter

The nonsynchronous step-down converter operates at a fixed switching frequency using a fast response voltage mode topology with input voltage feedforward. This topology allows simple internal compensation, and it is designed to operate with ceramic output capacitors. The converter drives an internal 3.2-A N-channel MOSFET switch. The MOSFET driver is referenced to the switch pin SWB. The N-channel MOSFET requires a gate drive voltage higher than the switch pin to turn the N-Channel MOSFET on. This is accomplished by a bootstrap gate drive circuit running of the step-down converter switch pin. When the switch pin SWB is at ground, the bootstrap capacitor is charged to 8 V. This way, the N-channel gate drive voltage is typically around 8 V.



Soft Start (Step-Down Converter)

To avoid high inrush current during start-up, an internal soft start is implemented in the TPS65161. When the step-down converter is enabled over EN1, its reference voltage slowly rises from zero to its power-good threshold of typically 90% of Vref. When the reference voltage reaches this power-good threshold, the error amplifier is released to its normal operation at its normal duty cycle. To further limit the inrush current during soft start, the converter frequency is set to $1/4^{th}$ of the switching frequency fs and then $\frac{1}{2}$ of fs determined by the comparator that monitors the feedback voltage. See the internal block diagram. Soft start is typically completed within 1 ms.

Short-Circuit Protection (Step-Down Converter)

To limit the short-circuit current, the device has a cycle-by-cycle current limit. To avoid the short-circuit current rising above the internal current limit when the output is shorted to GND, the switching frequency is reduced as well. This is implemented by two comparators monitoring the feedback voltage. The step-down converter switching frequency is reduced to $\frac{1}{2}$ of fs when the feedback is below 0.9 V and to $\frac{1}{4}$ of the switching frequency when the feedback voltage is below 0.6 V.

Positive Charge Pump

The positive charge pump provides a regulated output voltage set by the external resistor divider. Figure 16 shows an extract of the positive charge-pump driver circuit. The operation of the charge-pump driver can be understood best with Figure 16. During the first cycle, Q3 is turned on and the flying capacitor Cfly charges to the source voltage, Vs. During the next clock cycle, Q3 is turned off and the current source charges the drive pin, DRP, up to the supply voltage, VSUP. Because the flying capacitor voltage sits on top of the drive pin voltage, the maximum output voltage is Vsup+Vs. The SUP pin can be connected either to the input voltage Vin of the TPS65161 or the output voltage of the main boost converter Vs.




Figure 16. Extract of the Positive Charge-Pump Driver

If higher output voltages are required, another charge-pump stage can be added to the output. Setting the output voltage:



$$V_{out} = 1.213 \times \left(1 + \frac{R5}{R6}\right)$$

$$R5 = R6 \times \left(\frac{V_{out}}{V_{FB}} - 1\right) = R6 \times \left(\frac{V_{out}}{1.213} - 1\right)$$

Negative Charge Pump

The negative charge pump provides a regulated output voltage set by the external resistor divider. The negative charge pump operates similar to the positive charge pump with the difference that it runs from the input voltage VIN. The negative charge pump driver inverts the input voltage. The maximum negative output voltage is VGL = (–VIN)+Vdrop. Vdrop is the voltage drop across the external diodes and internal charge-pump MOSFETs. In case VGL needs to be lower than –VIN, an additional charge-pump stage needs to be added.

Setting the output voltage:

$$V_{out} = -V_{REF} \times \frac{R3}{R4} = -1.213 \text{ V} \times \frac{R3}{R4}$$

$$R3 = R4 \times \frac{|V_{out}|}{V_{REF}} = R4 \times \frac{|V_{out}|}{1.213}$$

The lower feedback resistor value, R4, should be in a range between 40 k Ω to 120 k Ω or the overall feedback resistance should be within 500 k Ω to 1 M Ω . Smaller values load the reference too heavily, and larger values may cause stability problems. The negative charge pump requires two external Schottky diodes. The peak current rating of the Schottky diode has to be twice the load current of the output. For a 20-mA output current, the dual-Schottky diode BAV99 is a good choice.

Power-On Sequencing (EN1, EN2, DLY1, DLY2)

The TPS65161 has an adjustable power-on sequencing set by the capacitors connected to DLY1 and DLY2 and controlled by EN1 and EN2. Pulling EN1 high enables the step-down converter and then the negative charge-pump driver. DLY1 sets the delay time between the step-down converter and negative charge-pump driver. EN2 enables the boost converter and positive charge-pump driver at the same time. DLY2 sets the delay time between the step-down converter Vlogic and the boost converter Vs. This is especially useful to adjust the delay when EN2 is always connected to Vin. If EN2 goes high after the step-down converter is already enabled, then the delay DLY2 starts when EN2 goes high. See Figure 17 and Figure 18.




Figure 17. Power-On Sequencing With EN2 Always High (EN2=Vin)






Figure 18. Power-On Sequencing Using EN1 and EN2

Setting the Delay Times DLY1, DLY2

Connecting an external capacitor to the DLY1 and DLY2 pins sets the delay time. If no delay time is required, these pins can be left open. To set the delay time, the external capacitor connected to DLY1 and DLY2 is charged with a constant current source of typically 4.8 μ A. The delay time is terminated when the capacitor voltage has reached the internal reference voltage of Vref = 1.213 V. The external delay capacitor is calculated:

$$C_{\mbox{dly}} = \frac{4.8 \ \mu \mbox{A} imes \mbox{td}}{\mbox{Vref}} = \frac{4.8 \ \mu \mbox{A} imes \mbox{td}}{1.213 \ \mbox{V}} \ \ \mbox{with td} = \mbox{Desired delay time}$$

Example for setting a delay time of 2.3 ms:

$$C_{\mbox{dly}} = = \frac{4.8 \ \mu \mbox{A} \times 2.3 \ \mbox{ms}}{1.213 \ \mbox{V}} = 9.4 \ \mbox{nF} \Rightarrow \mbox{Cdly} = 10 \ \mbox{nF}$$

Gate Drive Pin (GD)

This is an open-drain output that goes low when the boost converter, Vs, is within regulation. The gate drive pin GD remains low until the input voltage or enable EN2 is cycled to ground.

Undervoltage Lockout

To avoid misoperation of the device at low input voltages, an undervoltage lockout is included which shuts down the device at voltages lower than 6 V.

Input Capacitor Selection

For good input voltage filtering, low ESR ceramic capacitors are recommended. The TPS65161 has an analog input, AVIN, and two input pins for the buck converter VINB. A 1-µF input capacitor should be connected directly from the AVIN to GND. Two 22-µF ceramic capacitors are connected in parallel from the buck converter input VINB to GND. For better input voltage filtering, the input capacitor values can be increased. See Table 1 and the Application Information section for input capacitor recommendations.



Table 1. Input Capacitor Selection

CAPACITOR	VOLTAGE RATING	COMPONENT SUPPLIER	COMMENTS
22 μF/1210	16 V	Taiyo Yuden EMK325BY226MM	C _{IN} (VINB)
1 μF/1206	16 V	Taiyo Yuden EMK316BJ106KL	C _{IN} (AVIN)

Boost Converter Design Procedure

The first step in the design procedure is to verify whether the maximum possible output current of the boost converter supports the specific application requirements. A simple approach is to use the converter efficiency, by taking the efficiency numbers from the provided efficiency curves or to use a worst-case assumption for the expected efficiency, e.g., 80%.

$$D = 1 - \frac{Vin \times \eta}{Vout}$$

2. Maximum output current:

$$I_{avg} = (1 - D) \times Isw = \frac{Vin}{Vout} \times 2.8 \text{ A with Isw} = minimum switch current of the TPS65161 (2.8 A).}$$

3. Peak switch current:

$$I_{\text{swpeak}} = \frac{\text{Vin} \times D}{2 \times fs \times L} + \frac{I_{\text{out}}}{1 - D}$$

With

Isw = converter switch current (minimum switch current limit = 2.8 A)

fs = converter switching frequency (typical 500 kHz/750 kHz)

L = Selected inductor value

 η = Estimated converter efficiency (use the number from the efficiency curves or 0.8 as an estimation)

The peak switch current is the steady-state peak switch current that the integrated switch, inductor, and external Schottky diode must be able to handle. The calculation must be done for the minimum input voltage where the peak switch current is highest.

Inductor Selection (Boost Converter)

The TPS65161 operates typically with a 10-µH inductor. Other possible inductor values are 6.8-µH or 22-µH. The main parameter for the inductor selection is the saturation current of the inductor, which should be higher than the peak switch current as previously calculated, with additional margin to cover for heavy load transients. The alternative, more conservative approach, is to choose the inductor with saturation current at least as high as the typical switch current limit of 3.5 A. The second important parameter is the inductor DC resistance. Usually, the lower the DC resistance the higher the efficiency. The efficiency difference between different inductors can vary between 2% to 10%. Possible inductors are shown in Table 2.

Table 2. Inductor Selection (Boost Converter)

INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS in mm	Isat/DCR
22 µH	Coilcraft MSS1038-103NX	10,2 x 10,2 x 3,6	2.9 A/73 mΩ
22 µH	Coilcraft DO3316-103	12,85 x 9,4 x 5,21	3.8 A/38 mΩ
10 μH	Sumida CDRH8D43-100	8,3 x 8,3 x 4,5	$4.0~\text{A}/29~\text{m}\Omega$
10 μH	Sumida CDH74-100	7,3 x 8,0 x 5,2	2.75 A/43 m Ω
10 μH	Coilcraft MSS1038-103NX	10,2 x 10,2 x 3,6	4.4 A/35 mΩ
6.8 µH	Wuerth Elektronik 7447789006	7,3 x 7,3 x 3,2	2.5 A/44 mΩ



Output Capacitor Selection (Boost Converter)

For best output voltage filtering, a low ESR output capacitor is recommended. Ceramic capacitors have a low ESR value and work best with the TPS65161. Usually, three 22-µF ceramic output capacitors in parallel are sufficient for most applications. If a lower voltage drop during load transients is required, more output capacitance can be added. See Table 3 for the selection of the output capacitor.

Table 3. Output Capacitor Selection (Boost Converter)

CAPACITOR	VOLTAGE RATING	COMPONENT SUPPLIER
22 μF/1812	16 V	Taiyo Yuden EMK432BJ226MM

Rectifier Diode Selection (Boost Converter)

To achieve high efficiency, a Schottky diode should be used. The reverse voltage rating should be higher than the maximum output voltage of the converter. The average rectified forward-current rating needed for the Schottky diode is calculated as the off-time of the converter times the maximum switch current of the TPS65161:

$$D = 1 - \frac{Vout}{Vin}$$

$$I_{avg} = (1 - D) \times Isw = \frac{Vin}{Vout} \times 2.8 \text{ A with Isw} = minimum switch current of the TPS65161 (2.8 A).}$$

Usually, a Schottky diode with 2-A maximum average rectified forward-current rating is sufficient for most applications. Secondly, the Schottky rectifier has to be able to dissipate the power. The dissipated power is the average rectified forward current times the diode forward voltage.

$$P_D = I_{avg} \times V_F = Isw \times (1 \times D) \times V_F$$
 (with $Isw = minimum switch current of the TPS65161 (2.6 A)$

Table 4. Rectifier Diode Selection (Boost Converter)

CURRENT RATING I _{avg}	Vr	V _{forward}	$R\theta_{JA}$	SIZE	COMPONENT SUPPLIER
3 A	20 V	0.36 at 3 A	46°C/W	SMC	MBRS320, International Rectifier
2 A	20 V	0.44 V at 3 A	75°C/W	SMB	SL22, Vishay Semiconductor
2 A	20 V	0.5 at 2 A	75°C/W	SMB	SS22, Fairchild Semiconductor

Setting the Output Voltage and Selecting the Feedforward Capacitor (Boost Converter)

The output voltage is set by the external resistor divider and is calculated as:

$$V_{out} = 1.146 V \times \left(1 + \frac{R1}{R2}\right)$$

Across the upper resistor, a bypass capacitor is required to achieve a good load transients response and to have a stable converter loop. Together with R1, the bypass capacitor Cff sets a zero in the control loop. Depending on the inductor value, the zero frequency needs to be set. For a $6.8-\mu H$ or $10-\mu H$ inductor, fz = 10 kHz and for a $22-\mu H$ inductor, fz = 7 kHz.

$$Cff = \frac{1}{2 \times \pi \times f_{Z} \times R1} = \frac{1}{2 \times \pi \times 10 \text{ kHz} \times R1}$$

A value coming closest to the calculated value should be used.

Compensation (COMP) (Boost Converter)

The regulator loop can be compensated by adjusting the external components connected to the COMP pin. The COMP pin is the output of the internal transconductance error amplifier. A single capacitor connected to this pin sets the low-frequency gain. Usually, a 22-nF capacitor is sufficient for most of the applications. Adding a series resistor sets an additional zero and increases the high-frequency gain. The following formula calculates at what frequency the resistor increases the high-frequency gain.



$$f_{\mathsf{Z}} = \frac{1}{2 \times \pi \times \mathsf{Cc} \times \mathsf{Rc}}$$

Lower input voltages require a higher gain and therefore a lower compensation capacitor value.

Step-Down Converter Design Procedure

Setting the Output Voltage

The step-down converter uses an external voltage divider to set the output voltage. The output voltage is calculated as:

$$V_{out} = 1.213 V \times \left(1 + \frac{R1}{R2}\right)$$

with R1 as 1.2 k Ω , and internal reference voltage V(ref)typ = 1.213 V

At load current <1 mA, the device operates in discontinuous conduction mode. When the load current is reduced to zero, the output voltage rises slightly above the nominal output voltage. At zero load current, the device skips clock cycles but does not completely stop switching; thus, the output voltage sits slightly higher than the nominal output voltage. Therefore, the lower feedback resistor is selected to be around 1.2 k Ω to always have around 1-mA minimum load current.

Selecting the Feedforward Capacitor

The feedforward capacitor across the upper feedback resistor divider sets a zero in the converter loop transfer function. For a 15- μ H inductor, fz = 8 kHz and when a 22- μ H inductor is used, fz = 17 kHz.

(Example for the 3.3-V output)

$$C_Z = \frac{1}{2 \times \pi \times 8 \text{ kHz} \times \text{R1}} = \frac{1}{2 \times \pi \times 8 \text{ kHz} \times 2 \text{k}\Omega} = 9.9 \text{ nF} \approx 10 \text{ nF}$$

Usually a capacitor value closest to the calculated value is selected.

Inductor Selection (Step-Down Converter)

The TPS65161 operates typically with a 15-µH inductor value. For high efficiencies the inductor should have a low DC resistance to minimize conduction losses. This needs to be considered when selecting the appropriate inductor. In order to avoid saturation of the inductor, the inductor should be rated at least for the maximum output current of the converter, plus the inductor ripple current that is calculated as:

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f}$$
 $I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$

With:

f = Switching frequency (750 kHz, 500 kHz minimal)

L = Inductor value (typically 15 μ H)

 ΔI_1 = Peak-to-peak inductor ripple current

I_{Lmax} = Maximum inductor current

The highest inductor current occurs at maximum Vin. A more conservative approach is to select the inductor current rating just for the typical switch current of 3.2 A.

Table 5. Inductor Selection (Step-Down Converter)

INDUCTOR VALUE	COMPONENT SUPPLIER	DIMENSIONS in mm	Isat/DCR
15 µH	Wuerth 7447789115	7,3 x 7,3 x 3,2	1.75 A/100 mΩ
15 µH	Sumida CDRH8D28-150	8,3 x 8,3 x 3,0	1.9 A/53 mΩ
15 µH	Sumida CDRH8D38-150	8,3 x 8,3 x 4,0	2.3 A/53 mΩ
15 µH	Coilcraft MSS1038-153NX	10,2 x 10,2 x 3,6	2.7 A/50 mΩ



Rectifier Diode Selection (Step-Down Converter)

To achieve high efficiency, a Schottky diode should be used. The reverse voltage rating should be higher than the maximum output voltage of the step-down converter. The averaged rectified forward current at which the Schottky diode needs to be rated is calculated as the off-time of the step-down converter times the maximum switch current of the TPS65161:

$$D = 1 - \frac{Vout}{Vin}$$

$$I_{avg} = (1 - D) \times Isw = 1 - \frac{Vout}{Vin} \times 2.5 \text{ A}$$
 with $Isw = minimum switch current of the TPS65161 (2.5 A)$

Usually, a Schottky diode with 1.5-A or 2-A maximum average rectified forward current rating is sufficient for most applications. Secondly, the Schottky rectifier has to be able to dissipate the power. The dissipated power is the average rectified forward current times the diode forward voltage.

 $P_D = I_{avq} \times V_F = Isw \times (1 - D) \times V_F$ with Isw = minimum switch current of the TPS65161 (2 A).

Tabl	e 6. Rectifier Diod	le Selection	(Step-Down C	Converter)
1-	V	D0	CIZE	COM

CURRENT RATING I _{avg}	Vr	V _{forward}	$R\theta_{JA}$	SIZE	COMPONENT SUPPLIER
3 A	20 V	0.36 V at 3 A	46°C/W	SMC	MBRS320, International Rectifier
2 A	20 V	0.44 V at 2 A	75°C/W	SMB	SL22, Vishay Semiconductor
2 A	20 V	0.5 V at 2 A	75°C/W	SMB	SS22, Fairchild Semiconductor
1.5 A	20 V	0.445 V at 1.0 A	88°C/W	SMA	SL12, Vishay Semiconductor

Output Capacitor Selection (Step-Down Converter)

The device is designed to work with ceramic output capacitors. When using a 15-µH inductor, two 22-µF ceramic output capacitors are recommended. More capacitance can be added to improve the load transient response.

Table 7. Output Selection (Boost Converter)

CAPACITOR	VOLTAGE RATING	COMPONENT SUPPLIER	
22 μF/0805	6.3 V	Taiyo Yuden JMK212BJ226MG	

Layout Consideration

The PCB layout is an important step in the power supply design. An incorrect layout could cause converter instability, load regulation problems, noise, and EMI issues. Especially with a switching dc-dc converter at high load currents, too-thin PCB traces can cause significant voltage spikes. Good grounding becomes important as well. If possible, a common ground plane to minimize ground shifts between analog (GND) and power ground (PGND) is recommended. Additionally, the following PCB design layout guidelines are recommended for the TPS65161:

- 1. Separate the power supply traces for AVIN and VINB, and use separate bypass capacitors.
- 2. Use a short and wide trace to connect the OS pin to the output of the boost converter.
- 3. To minimize noise coupling into the OS pin, use a 470-pF bypass capacitor to GND.
- 4. Place the rectifier diode of the step down converter as close as possible to the SWB pin.
- Use short traces for the charge-pump drive pins (DRN, DRP) of VGH and VGL because these traces carry switching waveforms.
- 6. Place a 1-µF bypass capacitor from the SUP pin to GND.
- 7. Place the flying capacitors as close as possible to the DRP and DRN pin, avoiding a high voltage spike at these pins.
- Place the Schottky diodes as close as possible to the IC, respective to the flying capacitors connected to the DRP and DRN.
- Route the feedback network of the negative charge pump away from the drive pin traces (DRN) of the negative charge pump. This avoids parasitic coupling into the feedback network of the negative charge



pump giving good output voltage accuracy and load regulation. To do this, use the FREQ pin and trace to isolate DRN from FBN.



APPLICATION INFORMATION




Figure 19. Standard 12-V to 15-V Conversion




Figure 20. Standard 12-V to 18-V Conversion



APPLICATION INFORMATION (continued)




Figure 21. Standard 12-V to 18-V Conversion Using an External Isolation MOSFET to Isolate Vs as well as VGH



APPLICATION INFORMATION (continued)




Figure 22. Standard 12-V to 13.5-V Conversion

PWP (R-PDSO-G**)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

20 PIN SHOWN



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com www.ti.com.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.






THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Top View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

PWP (R-PDSO-G28) PowerPAD™



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated