

# HT46R47

# 8-Bit OTP Battery Charger Controller

### **Features**

- Operating voltage:  $f_{SYS}$ =4MHz: 3.3V~5.5V  $f_{SYS}$ =8MHz: 4.5V~5.5V
- 13 bidirectional I/O lines (max.)
- 1 interrupt input shared with an I/O line
- 8-bit programmable timer/event counter with overflow interrupt and 7-stage prescaler
- On-chip crystal and RC oscillator
- · Watchdog Timer
- 2048×14 program memory PROM
- 64×8 data memory RAM
- · Supports PFD for sound generation
- HALT function and wake-up feature reduce power consumption

- Up to 0.5  $\mu s$  instruction cycle with 8MHz system clock at  $V_{DD} \text{=-}5V$
- · Six-level subroutine nesting
- 4 channels 9-bit resolution (8-bit accuracy)
   A/D converter
- 1 channel (6+2)-bit PWM output shared with an I/O line
- Bit manipulation instruction
- 14-bit table read instruction
- 63 powerful instructions
- All instructions in one or two machine cycles
- Low voltage reset function
- 18-pin DIP/SOP package


## **General Description**

The device is an 8-bit high performance RISC-like microcontroller designed for multiple I/O product applications. The device is particularly suitable for use in products such as battery charger controllers and A/D applications. A HALT feature is included to reduce power consumption.


The program and option memories can be electrically programmed, making the microcontroller suitable for use in product development.



# **Block Diagram**



# **Pin Assignment**





# **Pin Description**

Pin No.	Pin Name	I/O	ROM Code Option	Description
4~2 1 18 17 16, 15	PA0~PA2 PA3/PFD PA4/TMR PA5/INT PA6, PA7	I/O	Pull-high Wake-up PA3 or PFD	Bidirectional 8-bit input/output port. Each bit can be configured as wake-up input by ROM code option. Software instructions determine the CMOS output or Schmitt trigger input with or without pull-high resistor (determined by pull-high options: bit option). The PFD, TMR and INT are pin-shared with PA3, PA4 and PA5, respectively.
8 7 6 5	PB0/AN0 PB1/AN1 PB2/AN2 PB3/AN3	I/O	Pull-high	Bidirectional 4-bit input/output port. Software instructions determine the CMOS output, Schmitt trigger input with or without pull-high resistor (determined by pull-high options: bit option) or A/D input.  Once a PB line is selected as an A/D input (by using software control), the I/O function and pull-high resistor are disabled automatically.
9	VSS	_	_	Negative power supply, ground.
10	PD0/PWM	I/O	Pull-high PD0 or PWM	Bidirectional I/O line. Software instructions determine the CMOS output, Schmitt trigger input with or without a pull-high resistor (determined by pull-high options: bit option). The PWM output function is pin-shared with PD0 (dependent on PWM options).
11	$\overline{ ext{RES}}$	I	_	Schmitt trigger reset input. Active low.
12	VDD		_	Positive power supply
13 14	OSC1 OSC2	I	Crystal or RC	OSC1, OSC2 are connected to an RC network or a Crystal (determined by ROM code option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock.

# **Absolute Maximum Ratings**

Supply Voltage $V_{SS}$ -0.3V to $V_{SS}$ +5.5V	Storage Temperature $-50^{\circ}\mathrm{C}$ to $125^{\circ}\mathrm{C}$
Input Voltage $V_{SS}$ -0.3V to $V_{DD}$ +0.3V	Operating Temperature40°C to 85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.40 3 July 18, 2001



# D.C. Characteristics

 $Ta=25^{\circ}C$ 

			Test Conditions			3.6	TT *4
Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit
$V_{\mathrm{DD1}}$	Operating Voltage	_	f <sub>SYS</sub> =4MHz	3.3	_	5.5	V
$V_{\mathrm{DD2}}$	Operating Voltage		f <sub>SYS</sub> =8MHz	4.5	_	5.5	V
T	Operating Current	3.3V	No load, f <sub>SYS</sub> =4MHz	_	1.3	3	mA
$I_{ m DD1}$	(Crystal OSC)	5V	ADC disable	_	3	5	mA
Inn.	Operating Current	3.3V	No load, f <sub>SYS</sub> =4MHz	_	1.3	3	mA
$I_{\mathrm{DD2}}$	(RC OSC)	5V	ADC disable	_	3	5	mA
$I_{\mathrm{DD3}}$	Operating Current	5V	No load, fsys=8MHz ADC disable	_	4	8	mA
Lina	Only ADC Enable,	3.3V	No loo d	_	1	2	mA
$I_{ADC}$	Others Disable	5V	No load	_	2	4	mA
Lomp	Standby Current	3.3V			_	5	μА
$I_{STB1}$	(WDT Enabled)	5V	No load, system HALT	_	_	10	μА
$I_{STB2}$	Standby Current	3.3V	3.3V No load, system HALT		_	1	μА
<sup>1</sup> STB2	(WDT Disabled)	5V	No load, system HAL1	_	_	2	μА
$V_{ m AD}$	A/D Input Voltage	_	_	0	_	$V_{\mathrm{DD}}$	V
$ m V_{IL1}$	Input Low Voltage for	3.3V	_	0	_	$0.3V_{ m DD}$	V
* ILI	I/O Ports, TMR and INT	5V	_	0	_	$0.3V_{ m DD}$	V
$ m V_{IH1}$	Input High Voltage for	3.3V	_	$0.7V_{ m DD}$	_	$V_{\mathrm{DD}}$	V
VIH1	I/O Ports, TMR and INT	5V	_	$0.7V_{ m DD}$	_	$V_{\mathrm{DD}}$	V
$ m V_{IL2}$	Input Low Voltage	3.3V	_	0	_	$0.4 V_{ m DD}$	V
* IL2	(RES)	5V	_	0	_	$0.4V_{ m DD}$	V
$ m V_{IH2}$	Input High Voltage	3.3V	_	$0.9V_{ m DD}$	_	$V_{\mathrm{DD}}$	V
V IH2	(RES)	5V	_	$0.9V_{ m DD}$	_	$V_{\mathrm{DD}}$	V
$V_{\rm LVR}$	Low Voltage Reset	_	_	2.7	3.0	3.3	V
$I_{OL}$	I/O Port Sink Current	3.3V	$V_{\mathrm{OL}}$ =0.1 $V_{\mathrm{DD}}$	4	8	_	mA
+OL	TO TOIT SHIK CUITER	5V	$V_{\mathrm{OL}}$ =0.1 $V_{\mathrm{DD}}$	10	20	_	mA
Іон	I/O Port Source	3.3V	$V_{\mathrm{OH}}$ =0.9 $V_{\mathrm{DD}}$	-2	-4	_	mA
$I_{OH}$	Current	5V	$V_{OH}$ =0.9 $V_{DD}$	-5	-10	_	mA



Cl1	Damanadan		Test Conditions	ъл.	<b>T</b>	M	TT*4
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit
D	D 1111 D 11		_	40	60	80	kΩ
$ m R_{PH}$	Pull-high Resistance	5V	_	10	30	50	kΩ
E <sub>AD</sub>	A/D Conversion Error	5V	_	_	±0.5	±1	LSB

# A.C. Characteristics

Ta=25°C

	<b>D</b>	7	Test Conditions	3.51		3.5		
Symbol	Parameter	$V_{DD}$	Conditions	Min.	Тур.	Max.	Unit	
£	System Clock	3.3V	_	400	_	4000	kHz	
$f_{\rm SYS1}$	(Crystal OSC)	5V	_	400	_	8000	kHz	
f	Contain Clash (BC OCC)	3.3V	_	400	_	4000	kHz	
$f_{\mathrm{SYS2}}$	System Clock (RC OSC)	5V	_	400	_	8000	kHz	
c	m: I/D E (m) (D)	3.3V	_	0	_	4000	kHz	
$f_{TIMER}$	Timer I/P Frequency (TMR)	5V	_	0	_	8000	kHz	
${ m t_{AD}}$	A/D Clock Period	5V	_	1	_	_	μs	
$t_{ m ADC}$	A/D Conversion Time	_	_	_	76	_	$t_{ m AD}$	
<b>+</b>	Watalala o O a illatas	3.3V	_	43	86	168	μs	
$t_{ m WDTOSC}$	Watchdog Oscillator	5V	_	36	72	144	μs	
t	Watchdog Time-out Period	3.3V		2.8	5.6	11	s	
$t_{ m WDT1}$	(RC)	5V	_	2.3	4.7	9.4	s	
$t_{ m WDT2}$	Watchdog Time-out Period (System Clock)	_	_	$2^{17}$	_	$2^{18}$	$t_{ m SYS}$	
$t_{ m RES}$	External Reset Low Pulse Width		_	1			μs	
$t_{SST}$	System Start-up Timer Period	_	Wake-up from HALT	_	1024	_	*t <sub>SYS</sub>	
$t_{ m INT}$	Interrupt Pulse Width	_	_	1	_	_	μs	

Note:  $t_{SYS}=1/f_{SYS}$ 



## **Functional Description**

#### **Execution flow**

The system clock for the microcontroller is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes an instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

### Program counter - PC

The program counter (PC) controls the sequence in which the instructions stored in program PROM are executed and its contents specify full range of program memory.

After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, external interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.


The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations.

When a control transfer takes place, an additional dummy cycle is required.

## **Program memory - PROM**

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048×14 bits, addressed by the program counter and table pointer.



Execution flow

Rev. 1.40 6 July 18, 2001



Certain locations in the program memory are reserved for special usage:

#### • Location 000H

This area is reserved for program initialization. After chip reset, the program always begins execution at location 000H.

#### Location 004H


This area is reserved for the external interrupt service program. If the  $\overline{\text{INT}}$  input pin is activated, the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

#### • Location 008H

This area is reserved for the timer/event counter interrupt service program. If a timer interrupt results from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

## Location 00CH

This area is reserved for the A/D converter interrupt service program. If an A/D converter interrupt results from an end of A/D conversion, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.



Note: n ranges from 0 to 7

## Table location

Any location in the PROM space can be used as look-up tables. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is

Program memory

M. J.		Program Counter									
Mode		*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset		0	0	0	0	0	0	0	0	0	0
External Interrupt	0	0	0	0	0	0	0	0	1	0	0
Timer/Event Counter Overflow		0	0	0	0	0	0	1	0	0	0
A/D Converter Interrupt		0	0	0	0	0	0	1	1	0	0
Skip	PC+2										
Loading PCL		*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch		#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from Subroutine		S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program counter

Note: \*10~\*0: Program counter bits

S10~S0: Stack register bits

#10~#0: Instruction code bits

@7~@0: PCL bits



well-defined, the other bits of the table word are transferred to the lower portion of TBLH, and the remaining 2 bits are read as "0". The Table Higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be restored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions require two cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

### Stack register - STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into 6 levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of

a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent 6 return addresses are stored).

## Data memory - RAM

The data memory is designed with 85×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (64×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing register (00H), timer/event counter (TMR;0DH), timer/event counter control register (TMRC;0EH), program counter lower-order byte register (PCL;06H), memory pointer register (MP;01H), accumulator (ACC;05H), table pointer (TBLP;07H), table higher-order byte register (TBLH;08H), status register (STATUS;0AH), interrupt control register (INTC;0BH), PWM data register (PWM;1AH), the A/D result lower-order byte register (ADRL;20H), the A/D result higher-order byte register (ADRH;21H), the A/D control register (ADCR;22H), the A/D

To ad one adding		Table Location									
Instruction	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0


Table location

Note: \*10~\*0: Table location bits @7~@0: Table pointer bits P10~P8: Current program counter bits

Rev. 1.40 8 July 18, 2001



clock setting register (ACSR;23H), I/O registers (PA;12H, PB;14H, PD;18H) and I/O control registers (PAC;13H, PBC;15H, PDC;19H). The remaining space before the 40H is reserved for future expanded usage and reading these locations will get "00H". The general purpose data memory, addressed from 40H to 7FH, is used for data and control information under instruction commands.



RAM mapping

All of the data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through memory pointer register (MP;01H).

## Indirect addressing register

Location 00H is an indirect addressing register that is not physically implemented. Any read/write operation of [00H] accesses data memory pointed to by MP (01H). Reading location 00H itself indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer register MP (01H) is a 7-bit register. The bit 7 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the lower 7-bit data to MP.

#### **Accumulator**

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and can carry out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

### Arithmetic and logic unit - ALU

This circuit performs 8-bit arithmetic and logic operations. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but also changes the status register.

#### Status register - STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD), and watchdog time-out flag (TO). It also records the



status information and controls the operation sequence.

With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PD flag. In addition operations related to the status register may give different results from those intended. The TO flag can be affected only by system power-up, a WDT time-out or executing the "CLR WDT" or "HALT" instruction. The PD flag can be affected only by executing the "HALT" or "CLR WDT" instruction or a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status are important and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

#### Interrupt

The device provides an external interrupt, in-

ternal timer/event counter interrupt and A/D converter interrupts. The Interrupt Control Register (INTC;0BH) contains the interrupt control bits to set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all the other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If a certain interrupt requires servicing within the service routine, the EMI bit and the corresponding bit of INTC may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

All these kinds of interrupts have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified location in the program memory. Only the program counter is pushed onto the stack. If the contents of the register or status register (STATUS) are altered by the interrupt service program which corrupts the de-

	I	
Labels	Bits	Function
С	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared by system power-up or executing the "CLR WDT" instruction. PD is set by executing the "HALT" instruction.
ТО	5	TO is cleared by system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
	6, 7	Unused bit, read as "0"

Status register

Rev. 1.40 July 18, 2001



sired control sequence, the contents should be saved in advance.

External interrupts are triggered by a high to low transition of  $\overline{\text{INT}}$  and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of INTC), caused by a timer overflow. When the interrupt is enabled, the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

The A/D converter interrupt is initialized by setting the A/D converter request flag (ADF; bit 6 of INTC), caused by an end of A/D conversion. When the interrupt is enabled, the stack is not full and the ADF is set, a subroutine call to location 0CH will occur. The related interrupt request flag (ADF) will be reset and the EMI bit

cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (of course, if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts, occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
a	External Interrupt	1	04H
b	Timer/event Counter Overflow	2	08H
c	A/D Converter Interrupt	3	осн

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), A/D

Register	Bit No.	Label	Function
	0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
	1	EEI	Controls the external interrupt (1= enabled; 0= disabled)
	2	ETI	Controls the timer/event counter interrupt (1= enabled; 0= disabled)
INTC		Controls the A/D converter interrupt (1= enabled; 0= disabled)	
(0BH)	4	EIF	External interrupt request flag (1= active; 0= inactive)
	5	TF	Internal timer/event counter request flag (1= active; 0= inactive)
	6	ADF	A/D converter request flag (1= active; 0= inactive)
	7	_	Unused bit, read as "0"

**INTC** register




converter request flag (ADF), enable timer/event counter bit (ETI), enable external interrupt bit (EEI), enable A/D converter interrupt bit (EADI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI, ETI, EADI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (TF, EIF, ADF) are set, they will remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications. If only one stack is left and enabling the interrupt is not well controlled, the original control sequence will be damaged once the "CALL" operates in the interrupt subroutine.

#### Oscillator configuration

There are two oscillator circuits in the microcontroller.



System oscillator

Both are designed for system clocks, namely the RC oscillator and the Crystal oscillator, which are determined by the ROM code option. No matter what oscillator type is selected, the signal provides the system clock. The HALT mode stops the system oscillator and ignores an external signal to conserve power.


If an RC oscillator is used, an external resistor between OSC1 and VSS is required and the resistance must range from  $30k\Omega$  to  $750k\Omega$ . The system clock, divided by 4, is available on OSC2, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of oscillation may vary with VDD, temperatures and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where an accurate oscillator frequency is desired.

If the Crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are required. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required (If the oscillating frequency is less than 1MHz).

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works with a period of approximately 72µs/5V. The WDT oscillator can be disabled by ROM code option to conserve power.

## Watchdog Timer - WDT

The clock source of WDT is implemented by a dedicated RC oscillator (WDT oscillator) or instruction clock (system clock divided by 4), decided by ROM code option. This timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The Watchdog



Watchdog Timer



Timer can be disabled by a ROM code option. If the Watchdog Timer is disabled, all the executions related to the WDT result in no operation.

Once the internal oscillator (RC oscillator with a period of 72µs/5V normally) is selected, it is first divided by 256 (8-stage) to get the nominal time-out period of approximately 18.6ms/5V. This time-out period may vary with temperatures, VDD and process variations. By invoking the WDT prescaler, longer time-out periods can be realized and the maximum time-out period is 2.3s/5V~4.7s/5V seconds. If the WDT oscillator is disabled, the WDT clock may still come from the instruction clock and operate in the same manner except that in the HALT state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by external logic.

If the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize "chip reset" and set the status bit "TO". But in the HALT mode, the overflow will initialize a "warm reset", and only the PC and SP are reset to zero. To clear the contents of WDT, three methods are adopted; external reset (a low level to RES), software instruction and a "HALT" instruction. The software instruction include "CLR WDT" and the other set - "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one can be active depending on the ROM code option - "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the "CLR WDT" instruction will clear the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip as a result of time-out.

## Power down operation - HALT

The HALT mode is initialized by the "HALT" instruction and results in the following...

 The system oscillator will be turned off but the WDT oscillator keeps running (if the WDT oscillator is selected).

- The contents of the on chip RAM and registers remain unchanged.
- WDT will be cleared and recounted again (if the WDT clock is from the WDT oscillator).
- All of the I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.

The system can leave the HALT mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". After the TO and PD flags are examined, the reason for chip reset can be determined. The PD flag is cleared by system power-up or executing the "CLR WDT" instruction and is set when executing the "HALT" instruction. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP; the others keep their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by the ROM code option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If it is awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place. If an interrupt request flag is set to "1" before entering the HALT mode, the wake-up function of the related interrupt will be disabled. Once a wake-up event occurs, it takes 1024 t<sub>SYS</sub> (system clock period) to resume normal operation. In other words, a dummy period will be inserted after wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by one or more cycles. If the wake-up results in the next instruction execution, this will be executed immediately after the dummy period is finished.

To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.



#### Reset

There are three ways in which a reset can occur:

- RES reset during normal operation
- RES reset during HALT
- WDT time-out reset during normal operation


The WDT time-out during HALT is different from other chip reset conditions, since it can perform a "warm reset" that resets only the PC and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different "chip resets".

то	PD	RESET Conditions
0	0	RES reset during power-up
u	u	RES reset during normal operation
0	1	RES wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT


Note: "u" means "unchanged"

To guarantee that the system oscillator is started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system reset (power-up, WDT time-out or  $\overline{RES}$  reset) or the system awakes from the HALT state.


When a system reset occurs, the SST delay is added during the reset period. Any wake-up from HALT will enable the SST delay.



Reset timing chart



Reset circuit



Reset configuration

The functional unit chip reset status are shown below

below.	
PC	000H
Interrupt	Disable
WDT	Clear. After master reset, WDT begins counting
T i m e r / E v e n t Counter	Off
Input/output Ports	Input mode
SP	Points to the top of the stack



The registers' states are summarized in the following table.

Register	Reset (Power On)	WDT Time-out (Normal Operation)	RES Reset (Normal Operation)	RES Reset (HALT)	WDT Time-out (HALT)*
TMR	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
TMRC	00-0 1000	00-0 1000	00-0 1000	00-0 1000	uu-u uuuu
Program Counter	000H	000Н	000Н	000Н	000H
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	xx xxxx	uu uuuu	uu uuuu	uu uuuu	uu uuuu
STATUS	00 xxxx	1u uuuu	uu uuuu	01 uuuu	11 uuuu
INTC	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	1111	1111	1111	1111	uuuu
PBC	1111	1111	1111	1111	uuuu
PD	1	1	1	1	u
PDC	1	1	1	1	u
PWM	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADRL	X	X	X	X	u
ADRH	xxxx xxxx	xxxx xxxx	xxxx xxxx	xxxx xxxx	uuuu uuuu
ADCR	0100 0000	0100 0000	0100 0000	0100 0000	uuuu uuuu
ACSR	100	100	100	100	uuu

Note: "\*" stands for "warm reset" "u" stands for "unchanged"

"x" stands for "unknown"



## **Timer/Event Counter**

A timer/event counter (TMR) is implemented in the microcontroller. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or the system clock.


Using the internal system clock, there is only one reference time-base. The internal clock source comes from  $f_{\rm SYS}$ . The external clock input allows the user to count external events,

measure time intervals or pulse widths, or to generate an accurate time base.

There are 2 registers related to the timer/event counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in the timer/event counter preload register and reading TMR gets the contents of the timer/event counter. The TMRC is a timer/event counter control register, which defines some options.

Label (TMRC)	Bits	Function
PSC0~PSC2	0~2	To define the prescaler stages, PSC2, PSC1, PSC0= 000: $f_{\rm INT} = f_{\rm SYS}$ 001: $f_{\rm INT} = f_{\rm SYS}/2$ 010: $f_{\rm INT} = f_{\rm SYS}/4$ 011: $f_{\rm INT} = f_{\rm SYS}/8$ 100: $f_{\rm INT} = f_{\rm SYS}/16$ 101: $f_{\rm INT} = f_{\rm SYS}/32$ 110: $f_{\rm INT} = f_{\rm SYS}/64$ 111: $f_{\rm INT} = f_{\rm SYS}/128$
TE	3	To define the TMR active edge of timer/event counter (0=active on low to high; 1=active on high to low)
TON	4	To enable/disable timer counting (0=disabled; 1=enabled)
_	5	Unused bit, read as "0"
TM0 TM1	6 7	To define the operating mode 01=Event count mode (external clock) 10=Timer mode (internal clock) 11=Pulse width measurement mode 00=Unused

TMRC register



Timer/Event Counter



The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the  $f_{\rm INT}$  clock. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the  $f_{\rm INT}$ .

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

In the pulse width measurement mode with the TON and TE bits equal to one, once the TMR has received a transient from low to high (or high to low if the TE bits is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes. To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is completed. But in the other two modes the TON can only be reset by instructions. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disable the interrupt service.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event

counter is turned on, data written to it will only be kept in the timer/event counter preload register. The timer/event counter will still operate until overflow occurs. When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As clock blocking may results in a counting error, this must be taken into consideration by the programmer.

The bit0~bit2 of the TMRC can be used to define the pre-scaling stages of the internal clock sources of timer/event counter. The definitions are as shown. The overflow signal of timer/event counter can be used to generate the PFD signal. The timer prescaler is also used as the PWM counter.

#### Input/output ports

There are 13 bidirectional input/output lines in the microcontroller, labeled as PA, PB and PD, which are mapped to the data memory of [12H], [14H] and [18H] respectively. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction "MOV A,[m]" (m=12H, 14H or 18H). For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PBC, PDC) to control the input/output configuration. With this control register, CMOS output or Schmitt trigger input with or without pull-high resistor structures can be reconfigured dynamically (i.e. on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The input source also depends on the control register. If the control register bit is "1", the input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in the "read-modify-write" instruction.

For output function, CMOS is the only configuration. These control registers are mapped to locations 13H, 15H and 19H.

After a chip reset, these input/output lines remain at high levels or floating state (dependent



on pull-high options). Each bit of these input/output latches can be set or cleared by "SET [m].i" and "CLR [m].i" (m=12H, 14H or 18H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability of waking-up the device. The highest 4-bit of port B and 7 bits of port D are not physically implemented; on reading them a "0" is returned whereas writing then results in a no-operation. See Application note.

Each I/O line has a pull-high option. Once the pull-high option is selected, the I/O line has a pull-high resistor, otherwise, there's none. Take note that a non-pull-high I/O line operating in input mode will cause a floating state.


The PA3 is pin-shared with the PFD signal. If the PFD option is selected, the output signal in output mode of PA3 will be the PFD signal generated by timer/event counter overflow signal. The input mode always remaining its original functions. Once the PFD option is selected, the PFD output signal is controlled by PA3 data register only. Writing "1" to PA3 data register will enable the PFD output function and writing "0" will force the PA3 to remain at "0". The I/O functions of PA3 are shown below.

I/O	I/P	O/P	I/P	O/P
Mode	(Normal)	(Normal)	(PFD)	(PFD)
PA3	Logical Input	Logical Output		PFD (Timer on)

Note: The PFD frequency is the timer/event counteroverflow frequency divided by 2.

The PA5 and PA4 are pin-shared with  $\overline{\text{INT}}$  and TMR pins respectively.

The PB can also be used as A/D converter inputs. The A/D function will be described later. There is a PWM function shared with PD0. If the PWM function is enabled, the PWM signal will appear on PD0 (if PD0 is operating in output mode). The I/O functions of PD0 are as shown.



Rev. 1.40 18 July 18, 2001



I/O	I/P	O/P	I/P	O/P
Mode	(Normal)	(Normal)	(PWM)	(PWM)
PD0	Logical Input	Logical Output	Logical Input	

It is recommended that unused or not bonded out I/O lines should be set as output pins by software instruction to avoid consuming power under input floating state.

#### **PWM**

The microcontroller provides 1 channel (6+2) bits PWM output shared with PD0. The PWM channel has its data register denoted as PWM (1AH). The frequency source of the PWM counter comes from  $f_{\rm SYS}$ . The PWM register is an eight bits register. The waveforms of PWM output are as shown. Once the PD0 is selected as the PWM output and the output function of PD0 is enabled (PDC.0="0"), writing 1 to PD0 data register will enable the PWM output function and writing "0" will force the PD0 to stay at "0".

A PWM cycle is divided into four modulation cycles (modulation cycle 0~modulation cycle 3). Each modulation cycle has 64 PWM input clock period. In a (6+2) bit PWM function, the contents of the PWM register is divided into two groups. Group 1 of the PWM register is denoted by DC which is the value of PWM.7~PWM.2.

The group 2 is denoted by AC which is the value of PWM.1 $\sim$ PWM.0.

In a PWM cycle, the duty cycle of each modulation cycle is shown in the table.


Parameter	AC (0~3)	Duty Cycle
Modulation cycle i (i=0~3)	i <ac< td=""><td><math display="block">\frac{DC+1}{64}</math></td></ac<>	$\frac{DC+1}{64}$
	i≥AC	$\frac{\mathrm{DC}}{64}$

The modulation frequency, cycle frequency and cycle duty of the PWM output signal are summarized in the following table.

PWM Modulation Frequency	PWM Cycle Frequency	PWM Cycle Duty
$f_{\mathrm{SYS}}/64$	$f_{\mathrm{SYS}}/256$	[PWM]/256

#### A/D converter

The 4 channels and 9-bit resolution A/D (8-bit accuracy) converter are implemented in this microcontroller. The reference voltage is VDD. The A/D converter contains 4 special registers which are; ADRL (20H), ADRH (21H), ADCR (22H) and ACSR (23H). The ADRH and ADRL are A/D result register higher-order byte and lower-order byte and are read-only. After the A/D conversion is completed, the ADRH and ADRL should be read to get the conversion result data. The ADCR is an A/D converter control register, which defines the A/D channel number, analog channel select, start A/D con-



Rev. 1.40 July 18, 2001



version control bit and the end of A/D conversion flag. If the users want to start an A/D conversion, define PB configuration, select the converted analog channel, and give START bit a raising edge and a falling edge  $(0\rightarrow 1\rightarrow 0)$ . At the end of A/D conversion, the  $\overline{EOC}$  bit is cleared and an A/D converter interrupt occurs (if the A/D converter interrupt is enabled). The ACSR is A/D clock setting register, which is used to select the A/D clock source.

The A/D converter control register is used to control the A/D converter. The bit2~bit0 of the ADCR are used to select an analog input channel. There are a total of four channels to select. The bit5~bit3 of the ADCR are used to set PB configurations. PB can be an analog input or as digital I/O line decided by these 3 bits. Once a

PB line is selected as an analog input, the I/O functions and pull-high resistor of this I/O line are disabled, and the A/D converter circuit is power on. The  $\overline{EOC}$  bit (bit6 of the ADCR) is end of A/D conversion flag. Check this bit to know when A/D conversion is completed. The START bit of the ADCR is used to begin the conversion of A/D converter. Give START bit a raising edge and falling edge that means the A/D conversion has started. In order to ensure the A/D conversion is completed, the START should stay at "0" until the  $\overline{EOC}$  is cleared to "0" (end of A/D conversion).

The bit 7 of the ACSR is used for testing purpose only. It can not be used for the users. The bit1 and bit0 of the ACSR are used to select A/D clock sources.

Label (ADCR)	Bits	Function
ACS0 ACS1 ACS2	0 1 2	ACS2, ACS1, ACS0: Select A/D channel 0, 0, 0: AN0 0, 0, 1: AN1 0, 1, 0: AN2 0, 1, 1: AN3 1, X, X: undefined, cannot be used
PCR0 PCR1 PCR2	3 4 5	PCR2, PCR1, PCR0: PB3~PB0 configurations 0, 0, 0: PB3 PB2 PB1 PB0 (The ADC circuit is power off to reduce power consumption.) 0, 0, 1: PB3 PB2 PB1 AN0 0, 1, 0: PB3 PB2 AN1 AN0 0, 1, 1: PB3 AN2 AN1 AN0 1, x, x: AN3 AN2 AN1 AN0
EOC	6	End of A/D conversion flag. (0: end of A/D conversion)
START	7	Start the A/D conversion $0\rightarrow 1\rightarrow 0$ : Start $0\rightarrow 1$ : Reset A/D converter and set $\overline{EOC}$ to "1"

	Bits	Function
ADCS0 ADCS1	0 1	ADCS1, ADCS0: Select the A/D converter clock source. 0, 0: $f_{\rm SYS}/2$ 0, 1: $f_{\rm SYS}/8$ 1, 0: $f_{\rm SYS}/32$ 1, 1: Undefined, cannot be used.
_	2~6	Unused bit, read as "0".
TEST	7	For internal test only.



When the A/D conversion is completed, the A/D interrupt request flag is set. The  $\overline{EOC}$  bit is set to "1" when the START bit is set from "0" to "1".

Register	Bit 7	Bit 6	Bit 5	1	Bit 3	Bit 2	Bit 1	Bit 0
ADRL	Do	_	_	_	_	_	_	
ADRH	D8	D7	D6	D5	D4	D3	D2	D1

\* D0~D8 is A/D conversion result data bit LSB~MSB.

## Low voltage reset - LVR


The microcontroller provides low voltage reset circuit in order to monitor the supply voltage of the device. If the supply voltage of the device is within the range 0.9V~3.3V, such as changing a battery, the LVR will automatically reset the device internally.

The LVR includes the following specifications:


• The low voltage (0.9V~3.3V) has to remain in their original state to exceed 1ms. If the low voltage state does not exceed 1ms, the LVR will ignore it and do not perform a reset function.

• The LVR uses the "OR" function with the external  $\overline{RES}$  signal to perform chip reset.

The relationship between  $V_{\rm DD}$  and  $V_{\rm LVR}$  is shown below.




Note:  $V_{\mbox{\scriptsize OPR}}$  is the voltage range for proper chip operation at 4MHz system clock.



Note: "\*" A/D converting time is 76 TAD
"\*\*" XXXB means don't care

"\*\*\*" ADC clock must be fsys/2, fsys/8, fsys/32





Low voltage reset

Note: \*1:To make sure that the system oscillator has stabilized, the SST provides an extra delay of 1024 system clock pulses before entering the normal operation.

\*2:Since the low voltage has to maintain in its original state and exceed 1ms, therefore 1ms delay enter the reset mode.

## **ROM** code option


The following table shows all kinds of ROM code option in the microcontroller. All of the ROM code options must be defined to ensure proper system functioning.

Items	Option
1	WDT clock source: WDTOSC/ $f_{TID}$
2	WDT enable/disable: enable/disable
3	CLRWDT instruction(s) : one/two clear WDT instruction(s)
4	System oscillator: RC/Crystal
5	Pull-high resistors (PA, PB, PD): none/pull-high
6	PWM enable/disable
7	PA0~PA7 wake-up: disable/enable
8	PFD enable/disable
9	Lock: unlock/lock
10	Low voltage reset selection: Enable or disable LVR function.



# **Application Circuits**

# Battery charger for 1-set battery charger applications




Note: The resistance and capacitance for reset circuit should be designed to ensure that the VDD is stable and remains in a valid range of the operating voltage before bringing RES to high.

Vbat: 3.6V (NiCd, NiMH) or 4.1V (Li<sup>+</sup>)

Rev. 1.40 23 July 18, 2001



# Battery charger for 2-set battery charger applications



Vbat0, Vbat1: 3.6V (NiCd, NiMH) or 4.1V (Li<sup>+</sup>)



# **Instruction Set Summary**

Mnemonic	Description	Instruction Cycle	Flag Affected
Arithmetic			
ADD A,[m]	Add data memory to ACC	1	Z,C,AC,OV
ADDM A,[m]	Add ACC to data memory	$1^{(1)}$	Z,C,AC,OV
ADD A,x	Add immediate data to ACC	1	Z,C,AC,OV
ADC A,[m]	Add data memory to ACC with carry	1	Z,C,AC,OV
ADCM A,[m]	Add ACC to register with carry	$1^{(1)}$	Z,C,AC,OV
SUB A,x	Subtract immediate data from ACC	1	Z,C,AC,OV
SUB A,[m]	Subtract data memory from ACC	1	Z,C,AC,OV
SUBM A,[m]	Subtract data memory from ACC with result in data memory	1 <sup>(1)</sup>	Z,C,AC,OV
SBC A,[m]	Subtract data memory from ACC with carry	1	Z,C,AC,OV
SBCM A,[m]	Subtract data memory from ACC with carry and result	1(1)	Z,C,AC,OV
DDCW 11,[III]	in data memory		2,0,110,0 1
DAA [m]	Decimal adjust ACC for addition with result in data	1 <sup>(1)</sup>	$\mathbf{C}$
	memory	1	
Logic Operat	tion		
AND A,[m]	AND data memory to ACC	1	Z
OR A,[m]	OR data memory to ACC	1	Z
XOR A,[m]	Exclusive-OR data memory to ACC	1	Z
ANDM A,[m]	AND ACC to data memory	$1_{}^{(1)}$	Z
ORM A,[m]	OR ACC to data memory	$1^{(1)}$	Z
XORM A,[m]	Exclusive-OR ACC to data memory	$1^{(1)}$	Z
AND A,x	AND immediate data to ACC	1	Z
OR A,x	OR immediate data to ACC	1	Z
XOR A,x	Exclusive-OR immediate data to ACC	1	Z
CPL [m]	Complement data memory	$1^{(1)}$	Z
CPLA [m]	Complement data memory with result in ACC	1	Z
Increment &	Decrement		
INCA [m]	Increment data memory with result in ACC	1	Z
INC [m]	Increment data memory	$1^{(1)}$	Z
DECA [m]	Decrement data memory with result in ACC	1	Z
DEC [m]	Decrement data memory	$1^{\overline{(1)}}$	Z



Mnemonic	Description	Instruction Cycle	Flag Affected
Rotate			
RRA [m]	Rotate data memory right with result in ACC	1,	None
RR [m]	Rotate data memory right	$1^{\overline{(1)}}$	None
RRCA [m]	Rotate data memory right through carry with result in ACC	1	C
RRC [m]	Rotate data memory right through carry	$1^{(1)}$	C
RLA [m]	Rotate data memory left with result in ACC	$\overset{1}{1^{(1)}}$	None
RL [m]	Rotate data memory left	$1^{(1)}$	None
RLCA [m]	Rotate data memory left through carry with result in ACC	1	C
RLC [m]	Rotate data memory left through carry	1 <sup>(1)</sup>	C
Data Move			
MOV A,[m]	Move data memory to ACC	1	None
MOV [m],A	Move ACC to data memory	$1^{\overline{(1)}}$	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operatio	n		
CLR [m].i	Clear bit of data memory	1(1)	None
SET [m].i	Set bit of data memory	$1^{(1)}$	None
Branch			
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if data memory is zero	1(2)	None
SZA [m]	Skip if data memory is zero with data movement to ACC	$1^{(2)}$	None
SZ [m].i	Skip if bit i of data memory is zero	$1^{(2)}$	None
SNZ [m].i	Skip if bit i of data memory is not zero	$1^{(2)}$	None
SIZ [m]	Skip if increment data memory is zero	$1^{(3)}$	None
SDZ [m]	Skip if decrement data memory is zero	$1^{(3)}$	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	$1^{(2)}$	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	$1^{(2)}$	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None



Mnemonic	Description	Instruction Cycle	Flag Affected
Table Read			
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	$2^{(1)}$	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	$2^{(1)}$	None
Miscellaneou	ıs		
NOP	No operation	1	None
CLR [m]	Clear data memory	$1^{(1)}$	None
SET [m]	Set data memory	$1^{(1)}$	None
CLR WDT	Clear Watchdog Timer	1	TO,PD
CLR WDT1	Pre-clear Watchdog Timer	1	$TO^{(4)}, PD^{(4)}$
CLR WDT2	Pre-clear Watchdog Timer	1	$TO^{(4)}, PD^{(4)}$
SWAP [m]	Swap nibbles of data memory	$1^{(1)}$	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	1	None
HALT	Enter power down mode	1	TO,PD

Note: x: 8 bits immediate data

m: Data memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

√: Flag is affected

-: Flag is not affected

- <sup>(1)</sup>: If a loading to the PCL register occurs, the execution cycle of instructions will be delayed for one more cycle (four system clocks).
- (2): If a skipping to next instruction occurs, the execution cycle of instructions will be delayed one more cycle (four system clocks). Otherwise the original instruction cycle is unchanged.
- $^{(3)}$ :  $^{(1)}$  and  $^{(2)}$
- <sup>(4)</sup>: The flags may be affected by the execution status. If the Watchdog Timer is cleared by executing the CLR WDT1 or CLR WDT2 instruction, the TO is set and the PD is cleared. Otherwise the TO and PD flags remain unchanged.

Rev. 1.40 27 July 18, 2001



## **Instruction Definition**

**ADC A,[m]** Add data memory and carry to the accumulator.

Description The contents of the specified data memory, accumulator and the carry flag

are added simultaneously, leaving the result in the accumulator.

 $Operation \qquad \qquad ACC \leftarrow ACC + [m] + C$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	√	√	√	√

ADCM A,[m] Add the accumulator and carry to data memory.

Description The contents of the specified data memory, accumulator and the carry flag

are added simultaneously, leaving the result in the specified data memory.

Operation  $[m] \leftarrow ACC + [m] + C$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	C
_	_	_	_	√	√	<b>√</b>	√

ADD A,[m] Add data memory to the accumulator.

Description The contents of the specified data memory and the accumulator are added.

The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC+[m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_		_	√	√	√	√

**ADD A,x** Add immediate data to the accumulator.

Description The contents of the accumulator and the specified data are added, leaving

the result in the accumulator.

Operation  $ACC \leftarrow ACC+x$ 

TC2	TC1	ТО	PD	OV	Z	AC	C
	_		_	V	V	V	√



**ADDM A,[m]** Add the accumulator to the data memory.

Description The contents of the specified data memory and the accumulator are added.

The result is stored in the data memory.

Operation

 $[m] \leftarrow ACC+[m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	√	√	√	√

AND A,[m] Logical AND accumulator with data memory.

Description Data in the accumulator and the specified data memory perform a bitwise

logical\_AND operation. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC$  "AND" [m]

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	√	_	

**AND A,x** Logical AND immediate data to the accumulator.

Description Data in the accumulator and the specified data perform a bitwise logi-

cal\_AND operation. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	C
_	_	_	_		√		_

**ANDM A,[m]** Logical AND data memory with the accumulator.

Description Data in the specified data memory and the accumulator perform a bitwise

logical\_AND operation. The result is stored in the data memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
	_				√		_



CALL addr Subroutine call.

Description The instruction unconditionally calls a subroutine located at the indicated

address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this ad-

dress.

Operation Stack  $\leftarrow$  PC+1

 $PC \leftarrow addr$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_		_		_		_

CLR [m] Clear data memory.

Description The contents of the specified data memory are cleared to 0.

Operation  $[m] \leftarrow 00H$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	C
_			_		_		_

**CLR [m].i** Clear bit of data memory.

Description The bit i of the specified data memory is cleared to 0.

Operation  $[m].i \leftarrow 0$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	C
_	_		_		_		_

**CLR WDT** Clear Watchdog Timer.

Description The WDT and the WDT Prescaler are cleared (re-counting from 0). The

power down bit (PD) and time-out bit (TO) are cleared.

Operation WDT and WDT Prescaler  $\leftarrow$  00H

PD and TO  $\leftarrow 0$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	0	0	_	_	_	_



CLR WDT1 Preclear Watchdog Timer.

Description The TO, PD flags, WDT and the WDT Prescaler has cleared (re-counting

from 0), if the other preclear WDT instruction has been executed. Only execution of this instruction without the other preclear instruction just sets the indicated flag which implies this instruction has been executed and the TO

and PD flags remain unchanged.

Operation WDT and WDT Prescaler  $\leftarrow 00H^*$ 

PD and TO  $\leftarrow 0*$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	0*	0*				_

**CLR WDT2** Preclear Watchdog Timer.

Description The TO, PD flags, WDT and the WDT Prescaler are cleared (re-counting

from 0), if the other preclear WDT instruction has been executed. Only execution of this instruction without the other preclear instruction, sets the indicated flag which implies this instruction has been executed and the TO and

PD flags remain unchanged.

Operation WDT and WDT Prescaler  $\leftarrow 00H^*$ 

PD and TO  $\leftarrow 0*$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	C
_	_	0*	0*	_	_	_	_

CPL [m] Complement data memory.

Description Each bit of the specified data memory is logically complemented (1's comple-

ment). Bits which previously contained a 1 are changed to 0 and vice-versa.

Operation  $[m] \leftarrow [\overline{m}]$ 

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	√	_	_



**CPLA** [m] Complement data memory and place result in the accumulator.

Description Each bit of the specified data memory is logically complemented (1's comple-

ment). Bits which previously contained a 1 are changed to 0 and vice-versa. The complemented result is stored in the accumulator and the contents of

the data memory remain unchanged.

Operation

 $ACC \leftarrow [\overline{m}]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_				<b>√</b>		_

DAA [m]

Decimal-Adjust accumulator for addition.

Description The accumulator value is adjusted to the BCD (Binary Coded Decimal) code.

The accumulator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the

data memory and only the carry flag (C) may be affected.

Operation If ACC.3~ACC.0 >9 or AC=1

then [m].3~[m].0  $\leftarrow$  (ACC.3~ACC.0)+6, AC1= $\overline{AC}$  else [m].3~[m].0)  $\leftarrow$  (ACC.3~ACC.0), AC1=0

and

If ACC.7 $\sim$ ACC.4+AC1 >9 or C=1

then [m].7~[m].4  $\leftarrow$  ACC.7~ACC.4+6+AC1,C=1 else [m].7~[m].4  $\leftarrow$  ACC.7~ACC.4+AC1,C=C

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_		_	_	√

DEC [m]

Decrement data memory.

Description Data in the specified data memory is decremented by 1.

Operation  $[m] \leftarrow [m]-1$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_			√		



**DECA [m]** Decrement data memory and place result in the accumulator.

Description Data in the specified data memory is decremented by 1, leaving the result in

the accumulator. The contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [m]-1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_		_		√		_

**HALT** Enter power down mode.

Description This instruction stops program execution and turns off the system clock. The

contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is

cleared.

Operation  $PC \leftarrow PC+1$ 

 $\begin{array}{c} \mathrm{PD} \leftarrow 1 \\ \mathrm{TO} \leftarrow 0 \end{array}$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
	_	0	1		_	_	_

**INC [m]** Increment data memory.

Description Data in the specified data memory is incremented by 1.

Operation  $[m] \leftarrow [m]+1$ 

Affected flag(s)

Г	'C2	TC1	ТО	PD	OV	Z	AC	C
Γ.		_	_	_	_	√	_	_

**INCA** [m] Increment data memory and place result in the accumulator.

Description Data in the specified data memory is incremented by 1, leaving the result in

the accumulator. The contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [m]+1$ 

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	1	_	_



JMP addr Directly jump.

Description Bits of the program counter are replaced with the directly-specified address

unconditionally, and control is passed to this destination.

 $Operation \qquad \qquad PC \leftarrow addr$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
	_		_		_		

**MOV A,[m]** Move data memory to the accumulator.

Description The contents of the specified data memory are copied to the accumulator.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	_	_	_

**MOV A,x** Move immediate data to the accumulator.

Description The 8-bit data specified by the code is loaded into the accumulator.

Operation  $ACC \leftarrow x$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	C
_			_		_		

**MOV** [m],A Move the accumulator to data memory.

Description The contents of the accumulator are copied to the specified data memory (one

of the data memory).

Operation  $[m] \leftarrow ACC$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
	_		_		_		_

**NOP** No operation.

Description No operation is performed. Execution continues with the next instruction.

Operation  $PC \leftarrow PC+1$ 

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	C
_	_	_	_		_	_	_



**OR A,[m]** Logical OR accumulator with data memory.

Description Data in the accumulator and the specified data memory (one of the data

memory) perform a bitwise logical\_OR operation. The result is stored in the

accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_				√		_

**OR A,x** Logical OR immediate data to the accumulator.

Description Data in the accumulator and the specified data perform a bitwise logical\_OR

operation. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC$  "OR" x

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	C
_	_		_		√		_

**ORM A,[m]** Logical OR data memory with the accumulator.

Description Data in the data memory (one of the data memory) and the accumulator per-

form a bitwise logical\_OR operation. The result is stored in the data memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	C
_	_		_	_	√	_	_

**RET** Return from subroutine.

Description The program counter is restored from the stack. This is a 2 cycle instruction.

Operation  $PC \leftarrow Stack$ 

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_



**RET A,x** Return and place immediate data in the accumulator.

Description The program counter is restored from the stack and the accumulator loaded

with the specified 8-bit immediate data.

Operation  $PC \leftarrow Stack$ 

 $ACC \leftarrow x$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_		_	_	_	_	_

**RETI** Return from interrupt.

Description The program counter is restored from the stack, and interrupts are enabled

by setting the EMI bit. EMI is the enable master (global) interrupt bit (bit 0;

register INTC).

 $Operation \qquad \qquad PC \leftarrow Stack$ 

 $\text{EMI} \leftarrow 1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	$\mathbf{C}$
_	_	_	_	_		_	_

RL [m] Rotate data memory left.

Description The contents of the specified data memory are rotated 1 bit left with bit 7 ro-

tated into bit 0.

Operation [m].(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0 $\sim$ 6)

 $[m].0 \leftarrow [m].7$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_				_		

**RLA [m]** Rotate data memory left and place result in the accumulator.

Description Data in the specified data memory is rotated 1 bit left with bit 7 rotated into

bit 0, leaving the rotated result in the accumulator. The contents of the data

memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0 $\sim$ 6)

 $ACC.0 \leftarrow [m].7$ 

TC2	TC1	ТО	PD	OV	Z	AC	C
_							



**RLC [m]** Rotate data memory left through carry.

Description The contents of the specified data memory and the carry flag are rotated 1 bit

left. Bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0

position.

Operation [m].(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0 $\sim$ 6)

 $[m].0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_			_	_	_	√

**RLCA [m]** Rotate left through carry and place result in the accumulator.

Description Data in the specified data memory and the carry flag are rotated 1 bit left. Bit

7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored in the accumulator but the contents of the

data memory remain unchanged.

Operation ACC.(i+1)  $\leftarrow$  [m].i; [m].i:bit i of the data memory (i=0 $\sim$ 6)

 $\begin{array}{c} ACC.0 \leftarrow C \\ C \leftarrow [m].7 \end{array}$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_		_		√

RR [m] Rotate data memory right.

Description The contents of the specified data memory are rotated 1 bit right with bit 0

rotated to bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0 $\sim$ 6)

 $[m].7 \leftarrow [m].0$ 

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	_	_	_



**RRA** [m] Rotate right and place result in the accumulator.

Description Data in the specified data memory is rotated 1 bit right with bit 0 rotated into

bit 7, leaving the rotated result in the accumulator. The contents of the data

memory remain unchanged.

Operation ACC.(i)  $\leftarrow$  [m].(i+1); [m].i:bit i of the data memory (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	_	_	_

**RRC [m]** Rotate data memory right through carry.

Description The contents of the specified data memory and the carry flag are together ro-

tated 1 bit right. Bit 0 replaces the carry bit; the original carry flag is rotated

into the bit 7 position.

Operation  $[m].i \leftarrow [m].(i+1); [m].i:bit i of the data memory (i=0~6)$ 

 $[m].7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	C
_			_		_		√

**RRCA** [m] Rotate right through carry and place result in the accumulator.

Description Data of the specified data memory and the carry flag are rotated 1 bit right.

Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the

data memory remain unchanged.

Operation  $ACC.i \leftarrow [m].(i+1); \ [m].i: bit \ i \ of \ the \ data \ memory \ (i=0\sim6)$ 

 $\begin{array}{c} ACC.7 \leftarrow C \\ C \leftarrow [m].0 \end{array}$ 

	TC2	TC1	ТО	PD	OV	Z	AC	С
ĺ	_	_	_	_	_		_	<b>√</b>



**SBC A,[m]** Subtract data memory and carry from the accumulator.

Description The contents of the specified data memory and the complement of the carry

flag are subtracted from the accumulator, leaving the result in the accumula-

tor.

Operation

 $ACC \leftarrow ACC + [\overline{m}] + C$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

SBCM A,[m]

Subtract data memory and carry from the accumulator.

Description The contents of the specified data memory and the complement of the carry

flag are subtracted from the accumulator, leaving the result in the data

memory.

Operation

 $[m] \leftarrow ACC + [\overline{m}] + C$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	√	√	√	√

SDZ [m]

Skip if decrement data memory is 0.

Description

The contents of the specified data memory are decremented by 1. If the result is 0, the next instruction is skipped. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation

Skip if ([m]-1)=0, [m]  $\leftarrow$  ([m]-1)

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	_	_	_

SDZA [m]

Decrement data memory and place result in ACC, skip if 0.

Description

The contents of the specified data memory are decremented by 1. If the result is 0, the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1 cycle).

Skip if ([m]-1)=0, ACC  $\leftarrow ([m]-1)$ 

Operation
Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_							



**SET [m]** Set data memory.

Description Each bit of the specified data memory is set to 1.

Operation  $[m] \leftarrow FFH$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_		_	_

**SET [m].i** Set bit of data memory.

Description Bit "i" of the specified data memory is set to 1.

 $Operation \qquad [m].i \leftarrow 1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_		_		_		_

**SIZ [m]** Skip if increment data memory is 0.

Description The contents of the specified data memory are incremented by 1. If the result

is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction

(2 cycles). Otherwise proceed with the next instruction (1 cycle).

Operation Skip if ([m]+1)=0,  $[m] \leftarrow ([m]+1)$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	_	_	_

**SIZA [m]** Increment data memory and place result in ACC, skip if 0.

Description The contents of the specified data memory are incremented by 1. If the result

is 0, the next instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise

proceed with the next instruction (1 cycle).

Operation Skip if ([m]+1)=0, ACC  $\leftarrow ([m]+1)$ 

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	_	_	_



**SNZ [m].i** Skip if bit "i" of the data memory is not 0.

Description If bit "i" of the specified data memory is not 0, the next instruction is skipped.

If bit "i" of the data memory is not 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the

next instruction (1 cycle).

Operation Skip if [m].i≠0

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_		_	_	_		_

**SUB A,[m]** Subtract data memory from the accumulator.

Description The specified data memory is subtracted from the contents of the accumula-

tor, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC+[\overline{m}]+1$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
	_		_	√	√	√	√

**SUBM A,[m]** Subtract data memory from the accumulator.

Description The specified data memory is subtracted from the contents of the accumula-

tor, leaving the result in the data memory.

Operation  $[m] \leftarrow ACC + [\overline{m}] + 1$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_				√	√	√	√

**SUB A,x** Subtract immediate data from the accumulator.

Description The immediate data specified by the code is subtracted from the contents of

the accumulator, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC + \overline{x} + 1$ 

TO	22	TC1	ТО	PD	OV	Z	AC	С
		_	_	_	V	1	V	√



**SWAP [m]** Swap nibbles within the data memory.

Description The low-order and high-order nibbles of the specified data memory (one of

the data memories) are interchanged.

Operation

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	_	_	_

**SWAPA [m]** Swap data memory and place result in the accumulator.

Description The low-order and high-order nibbles of the specified data memory are inter-

changed, writing the result to the accumulator. The contents of the data

memory remain unchanged.

 $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_	_	_	_	_	_	_

**SZ [m]** Skip if data memory is 0.

Description If the contents of the specified data memory are 0, the following instruction,

fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed

with the next instruction (1 cycle).

Operation Skip if [m]=0

Affected flag(s)

TC2	TC1	ТО	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_	_	_		_		_

**SZA [m]** Move data memory to ACC, skip if 0.

Description The contents of the specified data memory are copied to the accumulator. If

the contents is 0, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the next instruction (1

cycle).

Operation Skip if [m]=0,  $ACC \leftarrow [m]$ 

TO	22	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	_	_	_	_



**SZ [m].i** Skip if bit "i" of the data memory is 0.

Description If bit "i" of the specified data memory is 0, the following instruction, fetched

during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (2 cycles). Otherwise proceed with the

next instruction (1 cycle).

Operation

Skip if [m].i=0

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

**TABRDC [m]** Move the ROM code (current page) to TBLH and data memory.

Description The low byte of ROM code (current page) addressed by the table pointer

(TBLP) is moved to the specified data memory and the high byte transferred

to TBLH directly.

Operation  $[m] \leftarrow ROM \text{ code (low byte)}$ 

 $TBLH \leftarrow ROM \text{ code (high byte)}$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	_	_	_

**TABRDL [m]** Move the ROM code (last page) to TBLH and data memory.

Description The low byte of ROM code (last page) addressed by the table pointer (TBLP)

is moved to the data memory and the high byte transferred to TBLH directly.

Operation  $[m] \leftarrow ROM \text{ code (low byte)}$ 

 $TBLH \leftarrow POM code (high byte)$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	_	_	_

**XOR A,[m]** Logical XOR accumulator with data memory.

Description Data in the accumulator and the indicated data memory perform a bitwise

logical Exclusive\_OR operation and the result is stored in the accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

TC2	TC1	ТО	PD	OV	Z	AC	C
_	_	_	_	_	√	_	_



**XORM A,[m]** Logical XOR data memory with the accumulator.

Description Data in the indicated data memory and the accumulator perform a bitwise

logical Exclusive\_OR operation. The result is stored in the data memory. The

0 flag is affected.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s)

TC2	TC1	ТО	PD	OV	Z	AC	С
_	_	_	_	_	√	_	

**XOR A,x** Logical XOR immediate data to the accumulator.

Description Data in the accumulator and the specified data perform a bitwise logical Ex-

clusive\_OR operation. The result is stored in the accumulator. The 0 flag is

affected.

Operation  $ACC \leftarrow ACC$  "XOR" x

TC2	TC1	TO	PD	OV	$\mathbf{Z}$	AC	$\mathbf{C}$
_	_	_	_	_	√	_	_



#### Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189

#### Holtek Semiconductor Inc. (Taipei Office)

11F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan

Tel: 886-2-2782-9635 Fax: 886-2-2782-9636

Fax: 886-2-2782-7128 (International sales hotline)

### Holtek Semiconductor (Hong Kong) Ltd.

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong

Tel: 852-2-745-8288 Fax: 852-2-742-8657

### Holtek Semiconductor (Shanghai) Ltd.

7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China

Tel: 021-6485-5560 Fax: 021-6485-0313

## Holmate Technology Corp.

48531 Warm Springs Boulevard, Suite 413, Fremont, CA 94539

Tel: 510-252-9880 Fax: 510-252-9885

## Copyright © 2001 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.